{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,29]],"date-time":"2025-12-29T13:46:12Z","timestamp":1767015972297,"version":"3.37.3"},"reference-count":150,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/access.2024.3512176","type":"journal-article","created":{"date-parts":[[2024,12,5]],"date-time":"2024-12-05T19:13:43Z","timestamp":1733426023000},"page":"182998-183023","source":"Crossref","is-referenced-by-count":3,"title":["A Highly Parallel DRAM Architecture to Mitigate Large Access Latency and Improve Energy Efficiency of Modern DRAM Systems"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2400-1599","authenticated-orcid":false,"given":"Tareq A.","family":"Alawneh","sequence":"first","affiliation":[{"name":"Electrical Engineering Department, Faculty of Engineering Technology, Al-Balqa Applied University, Amman, Jordan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5327-0288","authenticated-orcid":false,"given":"Ahmed A. M.","family":"Sharadqh","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department, Faculty of Engineering Technology, Al-Balqa Applied University, Amman, Jordan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4848-8282","authenticated-orcid":false,"given":"Ashraf","family":"Al Sharah","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department, Faculty of Engineering Technology, Al-Balqa Applied University, Amman, Jordan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3271-7105","authenticated-orcid":false,"given":"Emad","family":"Awada","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department, Faculty of Engineering Technology, Al-Balqa Applied University, Amman, Jordan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4573-1328","authenticated-orcid":false,"given":"Jawdat S.","family":"Alkasassbeh","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department, Faculty of Engineering Technology, Al-Balqa Applied University, Amman, Jordan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ayman Y.","family":"Al-Rawashdeh","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department, Faculty of Engineering Technology, Al-Balqa Applied University, Amman, Jordan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1929-5668","authenticated-orcid":false,"given":"Aws","family":"Al-Qaisi","sequence":"additional","affiliation":[{"name":"College of Engineering and Technology, American University of the Middle East, Eqaila, Kuwait"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"129","article-title":"CROW: A low-cost substrate for improving DRAM performance, energy efficiency, and reliability","volume-title":"Proc. ACM\/IEEE 46th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Hassan"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-47487-4_3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.26599\/TST.2019.9010077"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3084464"},{"volume-title":"Addressing prolonged restore challenges in future scaling DRAMs","year":"2017","author":"Zhang","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853217"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3203217.3203279"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15672-4_28"},{"key":"ref11","first-page":"311","article-title":"DReAM: Dynamic re-arrangement of address mapping to improve the performance of DRAMs","volume-title":"Proc. 2nd Int. Symp. Memory Syst.","author":"Ghasempour"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1140389.1140396"},{"key":"ref13","first-page":"362","article-title":"Memory controller design under coud workloads","volume-title":"Proc. IISWC","author":"Mahmoud"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898056"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.91"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3299848"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3457388.3458660"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-016-9248-1"},{"key":"ref19","article-title":"Exploiting the DRAM microarchitecture to increase memory-level parallelism","volume-title":"arXiv:1805.01966","author":"Kim","year":"2018"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00033"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EMPDP.2019.8671566"},{"volume-title":"Indexing memory banks to maximize page mode hit percentage and minimize memory latency","year":"1996","author":"Tomas","key":"ref22"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3673653"},{"volume-title":"2Gb: X4, X8, X16 DDR3 SDRAM Features","year":"2024","author":"Inc","key":"ref25"},{"key":"ref26","first-page":"198","article-title":"Quantifying the relationship between the power delivery network and architectural policies in a 3D-stacked memory device","volume-title":"Proc. 46th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Shevgoor"},{"volume-title":"Enabling big memory with emerging technologies","year":"2016","author":"Shevgoor","key":"ref27"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00036"},{"volume-title":"Modern DRAM memory systems: Performance analysis and a high performance, power-constrained DRAM scheduling algorithm","year":"2005","author":"Wang","key":"ref29"},{"key":"ref30","first-page":"24","article-title":"Minimalist open-page: A DRAM page-mode scheduling policy for the many-core era","volume-title":"Proc. 44th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Kaseridis"},{"volume-title":"TN-40-03: DDR4 Networking Design Guide Introduction","year":"2024","key":"ref31"},{"volume-title":"DDR3 SDRAM","year":"2024","key":"ref32"},{"volume-title":"DDR4 SDRAM","key":"ref33"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.3390\/mi10020124"},{"volume-title":"DDR3 SDRAM Standards (JESD79-3)","year":"2024","key":"ref35"},{"volume-title":"4Gb D-Die DDR3 SDRAM","key":"ref36"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00072"},{"key":"ref38","article-title":"PULSAR: Simultaneous many-row activation for reliable and high-performance computing in off-the-shelf DRAM chips","volume-title":"arXiv:2312.02880","author":"Yuksel","year":"2023"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.11"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00078"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3084447"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1016\/j.memori.2023.100058"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ICITACEE.2014.7065706"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2789520"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3033453"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00062"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989101"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.2003.1206226"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03138-0_14"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.110"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1007\/11859802_10"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341475"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/EURCON.2005.1630025"},{"volume-title":"DDR2 SDRAM","year":"2024","key":"ref57"},{"volume-title":"DDR5 SDRAM","year":"2024","key":"ref58"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485928"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"volume-title":"Memory power consumption in main-memory database systems","year":"2022","author":"Karyakin","key":"ref61"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/40.946676"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44570-6_13"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/CODESS.2003.1275272"},{"issue":"1","key":"ref65","first-page":"1048","article-title":"Dynamically variable line-size cache architecture for merged DRAM\/Logic LSIs","volume":"2","author":"Inoue","year":"2000","journal-title":"IEICE Trans. Inf. Syst."},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2012.65"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2015.30"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2479587"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446096"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.2016.7820660"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.4"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835956"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-019-03135-7"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1145\/3007647"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974655"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416658"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2940351"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830827"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2525760"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"ref85","first-page":"185","article-title":"RowClone: Fast and energy-efficient in-DRAM bulk data copy and initialization","volume-title":"Proc. 46th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Seshadri"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.31"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/JEEIT58638.2023.10185689"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2016.7847925"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.7350"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-2423-9_9"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218719"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00059"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1145\/3451995"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00063"},{"key":"ref96","article-title":"LISA: Increasing internal connectivity in DRAM for fast data movement and low latency","volume-title":"arXiv:1805.03184","author":"Chang","year":"2018"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853230"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3219437"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3238292"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00061"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.43"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.35"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2021.08.024"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.58"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009201"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.2"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2015.4"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993649"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1145\/3196886"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2010.5416627"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304613"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750404"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.75"},{"volume-title":"DRAM-Aware Last-Level Cache Writeback: Reducing Write-Caused Interference in Memory Systems","year":"2010","author":"Lee","key":"ref116"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.17"},{"key":"ref118","first-page":"878","article-title":"A power and temperature aware DRAM architecture","volume-title":"Proc. 45th Annu. Design Autom. Conf.","author":"Liu"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1145\/2939370"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1145\/2536430.2536435"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2015.2481183"},{"volume-title":"Calculating Memory System Power for DDR3","year":"2024","author":"Inc","key":"ref122"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830806"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3081623"},{"volume-title":"TN-40-40: DDR4 Point-to-point Design Guide","year":"2024","author":"Inc","key":"ref125"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1109\/micro.1997.645830"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.02.010"},{"key":"ref128","first-page":"72","article-title":"The PARSEC benchmark suite: Characterization and architectural implications","volume-title":"Proc. Int. Conf. Parallel Architectures Compilation Techn. (PACT)","author":"Bienia"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"volume-title":"Vivado Design Suite HLx Editions\u20142022.2","year":"2022","key":"ref130"},{"volume-title":"Architectural techniques to enhance DRAM scaling","year":"2015","author":"Kim","key":"ref131"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2018.2868901"},{"key":"ref133","first-page":"1","article-title":"Fundamentally understanding and solving RowHammer","volume-title":"Proc. 28th Asia South Pacific Design Autom. Conf. (ASP-DAC)","author":"Mutlu"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1109\/DSN53405.2022.00054"},{"key":"ref135","first-page":"385","article-title":"TWiCe: Preventing row-hammering by exploiting time window counters","volume-title":"Proc. ACM\/IEEE 46th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Lee"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00014"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00059"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2967217"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2891260"},{"key":"ref140","article-title":"BlockHammer: Preventing RowHammer at low cost by blacklisting rapidly-accessed DRAM rows","volume-title":"arXiv:2102.05981","author":"Yasl\u0131k\u00e7\u0131","year":"2021"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00057"},{"key":"ref142","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2614497"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.12.027"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2332177"},{"key":"ref145","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915318"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927156"},{"key":"ref148","article-title":"FP-rowhammer: DRAM-based device fingerprinting","volume-title":"arXiv:2307.00143","author":"Venugopalan","year":"2023"},{"key":"ref149","first-page":"26","article-title":"A proximity scheme for instruction caches in tiled CMP architectures","volume-title":"Proc. PARS","author":"Alawneh"},{"volume-title":"CACTI 6.0: A tool to model large caches","year":"2009","author":"Muralimanohar","key":"ref150"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10380310\/10778429.pdf?arnumber=10778429","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T06:39:34Z","timestamp":1733985574000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10778429\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":150,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3512176","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2024]]}}}