{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T18:59:44Z","timestamp":1778871584658,"version":"3.51.4"},"reference-count":427,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100006785","name":"Google, Huawei, Intel, Microsoft, and VMware","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006785","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"ETH Future Computing Laboratory and the Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/access.2024.3514377","type":"journal-article","created":{"date-parts":[[2024,12,11]],"date-time":"2024-12-11T22:40:43Z","timestamp":1733956843000},"page":"196207-196239","source":"Crossref","is-referenced-by-count":5,"title":["Rethinking the Producer-Consumer Relationship in Modern DRAM-Based Systems"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7725-4792","authenticated-orcid":false,"given":"Minesh","family":"Patel","sequence":"first","affiliation":[{"name":"ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4576-0030","authenticated-orcid":false,"given":"Taha","family":"Shahroodi","sequence":"additional","affiliation":[{"name":"TU Delft, Delft, The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4189-8761","authenticated-orcid":false,"given":"Aditya","family":"Manglik","sequence":"additional","affiliation":[{"name":"ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdullah","family":"Giray Ya\u011fl\u0131k\u00e7\u0131","sequence":"additional","affiliation":[{"name":"ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5333-5726","authenticated-orcid":false,"given":"Ataberk","family":"Olgun","sequence":"additional","affiliation":[{"name":"ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0849-8724","authenticated-orcid":false,"given":"Haocong","family":"Luo","sequence":"additional","affiliation":[{"name":"ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0075-2312","authenticated-orcid":false,"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"ETH Zürich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Field-effect transistor memory","author":"Dennard","year":"1968"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544426"},{"key":"ref4","volume-title":"IBM\u2019s Robert H. Dennard and the Chip That Changed the World","author":"Markoff","year":"2019"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0098-9"},{"key":"ref6","volume-title":"DRAM: The Invention of On-demand Data","year":"2021"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1996.541917"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.03.045"},{"key":"ref9","volume-title":"Icons of Progress: DRAM","year":"2023"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4939-2163-8_6"},{"key":"ref11","volume-title":"More Moore: 2022 Update","year":"2022"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"ref13","article-title":"Understanding and improving latency of DRAM-based memory systems","author":"Chang","year":"2017"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"ref15","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"2011"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"ref17","article-title":"Reducing DRAM latency at low cost by exploiting heterogeneity","author":"Lee","year":"2016"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2008.4785692"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750402"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00055"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00090"},{"key":"ref24","first-page":"565","article-title":"DRAMA: Exploiting DRAM addressing for cross-CPU attacks","volume-title":"Proc. USENIX Sec.","author":"Pessl"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927156"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915318"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3568350"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00059"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853210"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2016.10.014"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.12.027"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480110"},{"key":"ref33","volume-title":"DDR4 SDRAM Specification","year":"2012"},{"key":"ref34","volume-title":"DDR5 SDRAM Specification","year":"2020"},{"key":"ref35","volume-title":"High Bandwidth Memory (HBM) DRAM","year":"2021"},{"key":"ref36","volume-title":"High Bandwidth Memory DRAM (HBM3)","year":"2022"},{"key":"ref37","volume-title":"Row hammer refresh command","author":"Bains","year":"2014"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056058"},{"key":"ref39","first-page":"392","article-title":"A 4.8Gb\/s\/pin 2Gb LPDDR4 SDRAM with sub-100\u03bcA self-refresh current for IoT applications","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Kwak"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00034"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00064"},{"key":"ref42","volume-title":"System Level RowHammer Mitigation","year":"2021"},{"key":"ref43","volume-title":"Near-term DRAM Level Rowhammer Mitigation","year":"2021"},{"key":"ref44","volume-title":"Low Power Double Data Rate 5 (LPDDR5) SDRAM Specification","year":"2020"},{"key":"ref45","first-page":"1","article-title":"Rethinking ECC in the era of row-hammer","volume-title":"Proc. DRAMSec","author":"Qureshi"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48227.2022.9764591"},{"key":"ref47","first-page":"1","article-title":"How to configure row-sampling-based rowhammer defenses","volume-title":"Proc. DRAMSec","author":"Saroiu"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833772"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.164"},{"key":"ref50","first-page":"117","article-title":"Can\u2019t touch this: Software-only mitigation against rowhammer attacks targeting kernel memory","volume-title":"Proc. USENIX Sec.","author":"Brasser"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.856418"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.7873\/date.2014.186"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2541239"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818961"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358260"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"ref57","volume-title":"Throttling support for row-hammer counters","author":"Greenfield","year":"2016"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446749"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446096"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150989"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/3417708"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522325"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503243"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1999.802898"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/2637364.2592000"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2624298"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.30"},{"key":"ref68","first-page":"27","article-title":"Detecting and mitigating data-dependent DRAM failures by exploiting current memory content","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Khan"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45373-3_22"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817524"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056025"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807659"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00026"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00051"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00011"},{"key":"ref76","first-page":"697","article-title":"ZebRAM: Comprehensive and compatible software protection against rowhammer attacks","volume-title":"Proc. OSDI","author":"Konoth"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358280"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1145\/3084464"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378619"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/isca.2012.6237001"},{"key":"ref81","article-title":"Revisiting residue codes for modern memories","author":"Manzhosov","year":"2021","journal-title":"arXiv:2107.09245"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132419"},{"key":"ref83","volume-title":"Bad Page Offlining","year":"2021"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"ref85","volume-title":"RowHammer","author":"Mutlu","year":"2018"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.38"},{"key":"ref88","volume-title":"Dynamic Page Retirement","year":"2020"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280792"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1145\/3563697"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00078"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080242"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00048"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507716"},{"key":"ref96","first-page":"185","article-title":"RowClone: Fast and energy-efficient in-DRAM bulk data copy and initialization","volume-title":"Proc. 46th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Seshadri"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"ref98","article-title":"Buddy-RAM: Improving the performance and efficiency of bulk bitwise operations using DRAM","author":"Seshadri","year":"2016","journal-title":"arXiv:1611.09988"},{"key":"ref99","first-page":"273","article-title":"Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Seshadri"},{"key":"ref100","article-title":"In-DRAM bulk bitwise execution engine","author":"Seshadri","year":"2019","journal-title":"arXiv:1905.09822"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237025"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-93411-2_5"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974657"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2868338"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00032"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00037"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736064"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446093"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00064"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.14529\/jsfi140302"},{"key":"ref113","first-page":"1","article-title":"Software-defined memory controllers: An idea whose time has come","volume-title":"Proc. WACI","author":"Loughlin"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989114"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2019.00017"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00035"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342249"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480069"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1145\/3422575.3422803"},{"key":"ref120","volume-title":"JEP122H: Failure Mech. Models for Semiconductor Devices","year":"2016"},{"key":"ref121","volume-title":"JESD218: Solid-State Drive (SSD) Requirements Endurance Test Method","year":"2010"},{"key":"ref122","volume-title":"JESD219: Solid-State Drive (SSD) Endurance Workloads","year":"2010"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2713127"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1109\/date.2012.6176524"},{"key":"ref125","article-title":"Errors in flash-memory-based solid-state drives: Analysis, mitigation, and recovery","author":"Cai","year":"2017","journal-title":"arXiv:1711.11427"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056062"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00050"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1145\/3224432"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378623"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.266"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657034"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.49"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2016.2603608"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.61"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1145\/2637364.2591994"},{"key":"ref136","volume-title":"DRAM Datasheet Survey"},{"key":"ref137","volume-title":"JC-42 Solid State Memories"},{"key":"ref138","volume-title":"DDR3 SDRAM Specification","year":"2008"},{"key":"ref139","volume-title":"Low Power Double Data Rate 4 (LPDDR4) SDRAM Specification","year":"2014"},{"key":"ref140","volume-title":"Graphics Double Data Rate (GDDR5) SGRAM Standard","year":"2016"},{"key":"ref141","volume-title":"Graphics Double Data Rate (GDDR6) SGRAM Standard","year":"2021"},{"key":"ref142","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071066"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2017.48"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818963"},{"key":"ref145","first-page":"1998","article-title":"Cost effective IC manufacturing 1998\u20131999","author":"Peters","year":"1998"},{"key":"ref146","article-title":"A study of the DRAM industry","author":"Kang","year":"2010"},{"key":"ref147","article-title":"A white paper on the benefits of chipkill-correct ECC for PC server main memory","author":"Dell","year":"1997"},{"key":"ref148","article-title":"A strategic analysis of the DRAM industry after the year 2000","author":"Lee","year":"2013"},{"key":"ref149","article-title":"A model for analysis of the effects of redundancy and error correction on DRAM memory yield and reliability","author":"Croswell","year":"2000"},{"key":"ref150","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"ref151","doi-asserted-by":"publisher","DOI":"10.1109\/IVSW.2018.8494868"},{"key":"ref152","doi-asserted-by":"publisher","DOI":"10.1109\/ets50041.2021.9465436"},{"key":"ref153","doi-asserted-by":"publisher","DOI":"10.1109\/dac18072.2020.9218599"},{"key":"ref154","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702274"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2023.3296153"},{"key":"ref156","doi-asserted-by":"publisher","DOI":"10.1017\/S1431927610057284"},{"key":"ref157","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_26"},{"key":"ref158","volume-title":"Rugged Memory","year":"2021"},{"key":"ref159","volume-title":"IM ECC DRAM With Integrated Error Correcting Code","year":"2016"},{"key":"ref160","volume-title":"RLDRAM Memory","year":"2021"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1109\/hotchips.2015.7477461"},{"key":"ref162","volume-title":"RLDRAM II and RLDRAM 3 Features","year":"2023"},{"key":"ref163","article-title":"Strategic networking in standard setting organizations: The case of JEDEC","author":"Church","year":"2007"},{"key":"ref164","volume-title":"Addendum, no. 1 To JESD209-4, Low Power Double Data Rate 4x (LPDDR4X)","year":"2021"},{"key":"ref165","volume-title":"Addendum, no. 1 To JESD79-4, 3D Stacked DRAM","year":"2021"},{"key":"ref166","first-page":"1","article-title":"Co-architecting controllers and DRAM to enhance DRAM process scaling","volume-title":"Proc. Memory Forum","author":"Kang"},{"key":"ref167","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.30"},{"key":"ref168","volume-title":"ECC Brings Reliability and Power Efficiency To Mobile Devices","year":"2017"},{"key":"ref169","doi-asserted-by":"publisher","DOI":"10.1109\/imw.2015.7150307"},{"key":"ref170","volume-title":"Quarterly Report on Form 10-q","year":"2022"},{"key":"ref171","doi-asserted-by":"publisher","DOI":"10.1145\/3224419"},{"key":"ref172","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2022.3218057"},{"key":"ref173","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.69"},{"key":"ref174","doi-asserted-by":"publisher","DOI":"10.1145\/1713254.1713276"},{"key":"ref175","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720613"},{"key":"ref176","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00081"},{"key":"ref177","doi-asserted-by":"publisher","DOI":"10.1109\/hcs55958.2022.9895633"},{"key":"ref178","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2897560"},{"key":"ref179","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753257"},{"key":"ref180","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.2150982"},{"key":"ref181","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114205"},{"key":"ref182","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983054"},{"key":"ref183","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844460"},{"key":"ref184","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830792"},{"key":"ref185","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3110993"},{"key":"ref186","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173177"},{"key":"ref187","doi-asserted-by":"publisher","DOI":"10.1109\/PACT52795.2021.00019"},{"key":"ref188","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358286"},{"key":"ref189","doi-asserted-by":"publisher","DOI":"10.1145\/373574.373576"},{"key":"ref190","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref191","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref192","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"ref193","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"ref194","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358325"},{"key":"ref195","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480114"},{"key":"ref196","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358262"},{"key":"ref197","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2019.2934048"},{"key":"ref198","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835956"},{"key":"ref199","doi-asserted-by":"publisher","DOI":"10.1145\/3366708"},{"key":"ref200","article-title":"Benchmarking a new paradigm: An experimental analysis of a real processing-in-memory architecture","author":"G\u00f3mez-Luna","year":"2021","journal-title":"arXiv:2105.03814"},{"key":"ref201","doi-asserted-by":"publisher","DOI":"10.1109\/igsc54211.2021.9651614"},{"key":"ref202","doi-asserted-by":"publisher","DOI":"10.1145\/3508041"},{"key":"ref203","article-title":"Improving DRAM performance, security, and reliability by understanding and exploiting DRAM timing parameter margins","author":"Kim","year":"2020"},{"key":"ref204","doi-asserted-by":"publisher","DOI":"10.1145\/2832911"},{"key":"ref205","first-page":"1","article-title":"UltraSPARC T1: Architecture and physical design of a 32-threaded general purpose CPU","volume-title":"Proc. ISSCC","author":"Laudon"},{"key":"ref206","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750408"},{"key":"ref207","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417540"},{"key":"ref208","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835947"},{"key":"ref209","doi-asserted-by":"publisher","DOI":"10.1145\/2579669"},{"key":"ref210","volume-title":"A DRAM Refresh Tutorial","author":"Balasubramonian","year":"2013"},{"key":"ref211","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"ref212","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01763-6"},{"key":"ref213","doi-asserted-by":"publisher","DOI":"10.3390\/mi10090590"},{"key":"ref214","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"ref215","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"ref216","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7958-2"},{"key":"ref217","doi-asserted-by":"publisher","DOI":"10.1109\/sc.2012.13"},{"key":"ref218","doi-asserted-by":"publisher","DOI":"10.1145\/2492101.1555372"},{"key":"ref219","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19370"},{"key":"ref220","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0041"},{"key":"ref221","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694348"},{"key":"ref222","doi-asserted-by":"publisher","DOI":"10.1109\/vts.2016.7477302"},{"key":"ref223","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387367"},{"key":"ref224","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2021.3117150"},{"key":"ref225","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3153894"},{"key":"ref226","doi-asserted-by":"publisher","DOI":"10.1109\/dac18072.2020.9218745"},{"key":"ref227","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3059843"},{"key":"ref228","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.50"},{"key":"ref229","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480061"},{"key":"ref230","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480061"},{"key":"ref231","doi-asserted-by":"publisher","DOI":"10.1145\/3458336.3465295"},{"key":"ref232","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2891260"},{"key":"ref233","volume-title":"Method, apparatus and system for determining a count of accesses to a row of memory","author":"Greenfield","year":"2014"},{"key":"ref234","first-page":"361","article-title":"Retrospective: Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors","volume-title":"Proc. ISCA","author":"Mutlu"},{"issue":"71","key":"ref235","first-page":"2","article-title":"Exploiting the DRAM rowhammer bug to gain kernel privileges","volume":"15","author":"Seaborn","year":"2015","journal-title":"Black Hat"},{"key":"ref236","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978406"},{"key":"ref237","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"ref238","first-page":"1","article-title":"Flip Feng shui: Hammering a needle in the software stack","volume-title":"Proc. USENIX Sec.","author":"Razavi"},{"key":"ref239","first-page":"19","article-title":"One bit flips, one cloud flops: Cross-VM row hammer attacks and privilege escalation","volume-title":"Proc. USENIX Sec.","author":"Xiao"},{"key":"ref240","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.63"},{"key":"ref241","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_29"},{"key":"ref242","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495576"},{"key":"ref243","doi-asserted-by":"publisher","DOI":"10.1145\/3152701.3152709"},{"key":"ref244","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951730"},{"key":"ref245","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-00470-5_3"},{"key":"ref246","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00031"},{"key":"ref247","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSPW51379.2020.00102"},{"key":"ref248","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00022"},{"key":"ref249","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00089"},{"key":"ref250","doi-asserted-by":"publisher","DOI":"10.1145\/3321705.3329811"},{"key":"ref251","first-page":"497","article-title":"Terminal brain damage: Exposing the graceless degradation in deep neural networks under hardware fault attacks","volume-title":"Proc. USENIX Sec.","author":"Hong"},{"key":"ref252","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00020"},{"key":"ref253","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00085"},{"key":"ref254","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i3.169-195"},{"key":"ref255","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00016"},{"key":"ref256","first-page":"1","article-title":"DeepHammer: Depleting the intelligence of deep neural networks through targeted chain of bit flips","volume-title":"Proc. USENIX Sec.","author":"Yao"},{"key":"ref257","first-page":"3807","article-title":"Half-double: Hammering from the next row over","volume-title":"Proc. USENIX Sec.","author":"Kogler"},{"key":"ref258","first-page":"1001","article-title":"SMASH: Synchronized many-sided rowhammer attacks from JavaScript","volume-title":"Proc. USENIX Sec.","author":"Ridder"},{"key":"ref259","article-title":"Green memory solution","author":"Lee","year":"2014"},{"key":"ref260","volume-title":"8Gb: X4, X8, X16 DDR4 SDRAM Features\u2014Excessive Row Activation","year":"2020"},{"key":"ref261","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-16-7487-7_7"},{"key":"ref262","doi-asserted-by":"publisher","DOI":"10.1145\/3084447"},{"key":"ref263","doi-asserted-by":"publisher","DOI":"10.1016\/bs.adcom.2017.04.004"},{"key":"ref264","article-title":"In-DRAM bulk bitwise execution engine","author":"Seshadri","year":"2020","journal-title":"Advances in Computers"},{"key":"ref265","doi-asserted-by":"publisher","DOI":"10.1109\/icce.2019.8662060"},{"key":"ref266","article-title":"PreLatPUF: Exploiting DRAM latency variations for generating robust device signatures","author":"Talukder","year":"2018","journal-title":"arXiv:1808.02584"},{"key":"ref267","doi-asserted-by":"publisher","DOI":"10.1109\/MCE.2020.3002528"},{"key":"ref268","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0308"},{"key":"ref269","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2018.2822298"},{"key":"ref270","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2923174"},{"key":"ref271","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.62"},{"key":"ref272","doi-asserted-by":"publisher","DOI":"10.1145\/1998582.1998590"},{"key":"ref273","doi-asserted-by":"publisher","DOI":"10.1109\/rtss46320.2019.9199011"},{"key":"ref274","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485927"},{"key":"ref275","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.499365"},{"key":"ref276","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"key":"ref277","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3088893"},{"key":"ref278","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001366"},{"key":"ref279","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102942"},{"key":"ref280","volume-title":"About the Security Content of Mac EFI Security Update 2015-001","year":"2015"},{"key":"ref281","doi-asserted-by":"publisher","DOI":"10.1109\/hpec.2015.7322462"},{"key":"ref282","first-page":"129","article-title":"CROW: A low-cost substrate for improving DRAM performance, energy efficiency, and reliability","volume-title":"Proc. ACM\/IEEE 46th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Hassan"},{"key":"ref283","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2023.24337"},{"key":"ref284","first-page":"117","article-title":"Can\u2019t touch this: Practical and generic software-only defenses against rowhammer attacks","volume-title":"Proc. USENIX Secur.","author":"Brasser"},{"key":"ref285","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00022"},{"key":"ref286","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613143"},{"key":"ref287","doi-asserted-by":"publisher","DOI":"10.1145\/2954679.2872390"},{"key":"ref288","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062281"},{"key":"ref289","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00057"},{"key":"ref290","first-page":"1","article-title":"MRLoc: Mitigating row-hammering based on memory locality","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"You"},{"key":"ref291","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322232"},{"key":"ref292","doi-asserted-by":"publisher","DOI":"10.1109\/micro50266.2020.00014"},{"key":"ref293","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2332177"},{"key":"ref294","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2967217"},{"key":"ref295","volume-title":"Distributed row hammer tracking","author":"Bains","year":"2016"},{"key":"ref296","volume-title":"Row hammer monitoring based on stored row hammer threshold value","author":"Bains","year":"2016"},{"key":"ref297","volume-title":"Method and circuit for protecting a DRAM memory device from the row hammer effect","author":"Devaux","year":"2021"},{"key":"ref298","article-title":"Security analysis of the silver bullet technique for rowhammer prevention","author":"Ya\u011fl\u0131k\u00e7\u0131","year":"2021","journal-title":"arXiv:2106.07084"},{"key":"ref299","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833664"},{"key":"ref300","article-title":"Architectural techniques to enhance DRAM scaling","author":"Kim","year":"2015"},{"key":"ref301","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179327"},{"key":"ref302","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527421"},{"key":"ref303","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2023.3320670"},{"key":"ref304","first-page":"1","article-title":"Panopticon: A complete in-DRAM rowhammer mitigation","volume-title":"Proc. DRAMSec","author":"Bennett"},{"key":"ref305","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref306","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353690"},{"key":"ref307","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2645918"},{"key":"ref308","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-S58398.2023.00042"},{"key":"ref309","first-page":"1","article-title":"BLASTER: Characterizing the blast radius of rowhammer","volume-title":"Proc. DRAMSec","author":"Lang"},{"key":"ref310","volume-title":"Reliability, Availability and Serviceability (RAS) for Memory Interfaces","year":"2015"},{"key":"ref311","doi-asserted-by":"publisher","DOI":"10.1147\/rd.523.0307"},{"key":"ref312","doi-asserted-by":"publisher","DOI":"10.1109\/IRWS.2006.305243"},{"key":"ref313","doi-asserted-by":"publisher","DOI":"10.1109\/ets.2017.7968234"},{"key":"ref314","first-page":"461","article-title":"Energy-efficient cache design using variable-strength error-correcting codes","volume-title":"Proc. 38th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Alameldeen"},{"issue":"1","key":"ref315","first-page":"54","article-title":"STTRAM scaling and retention failure","volume":"17","author":"Naeimi","year":"2013","journal-title":"Intel Technol. J."},{"key":"ref316","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2012.6168941"},{"key":"ref317","doi-asserted-by":"publisher","DOI":"10.31274\/td-20240329-861"},{"key":"ref318","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00037"},{"key":"ref319","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2020.114024"},{"key":"ref320","doi-asserted-by":"publisher","DOI":"10.1109\/igcc.2017.8323584"},{"key":"ref321","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"ref322","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2019.00048"},{"key":"ref323","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203839"},{"key":"ref324","article-title":"Architecting memory systems upon highly scaled error-prone memory technologies","author":"Wang","year":"2017"},{"key":"ref325","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.62"},{"key":"ref326","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC47752.2019.9041963"},{"key":"ref327","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W.2016.13"},{"key":"ref328","doi-asserted-by":"publisher","DOI":"10.1145\/3154448.3154451"},{"key":"ref329","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2010.03.003"},{"key":"ref330","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.18"},{"key":"ref331","doi-asserted-by":"publisher","DOI":"10.1109\/sc41405.2020.00065"},{"key":"ref332","doi-asserted-by":"publisher","DOI":"10.1109\/23.340539"},{"key":"ref333","volume-title":"Radiation Hardened & High Reliability Memories","year":"2022"},{"key":"ref334","doi-asserted-by":"publisher","DOI":"10.1109\/101.17236"},{"key":"ref335","volume-title":"Two-transistor DRAM cell with high alpha particle immunity","author":"Banerjee","year":"1989"},{"key":"ref336","doi-asserted-by":"publisher","DOI":"10.1109\/12.260635"},{"key":"ref337","volume-title":"Rad Hard Memories","year":"2022"},{"key":"ref338","volume-title":"DDR4 SDRAM","year":"2022"},{"key":"ref339","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3084749"},{"key":"ref340","first-page":"647","article-title":"Highly-reliable integrated circuits for ground and space applications","volume-title":"Proc. IEEE 12th Int. Conf. ASIC","author":"Kobayashi"},{"key":"ref341","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.60"},{"key":"ref342","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2019.2942914"},{"key":"ref343","doi-asserted-by":"publisher","DOI":"10.1002\/0471739219"},{"key":"ref344","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511791338"},{"key":"ref345","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511808968"},{"key":"ref346","volume-title":"Error-Correction Coding for Digital Communications","author":"Clark","year":"2013"},{"key":"ref347","volume-title":"Error Control Coding: Fundamentals and Applications","author":"Costello","year":"1982"},{"key":"ref348","volume-title":"Error Control Coding: Fundamentals and Applications","author":"Lin","year":"2004"},{"key":"ref349","article-title":"Lightweight opportunistic memory resilience","author":"Alam","year":"2021"},{"key":"ref350","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557162"},{"key":"ref351","volume-title":"T5833\/T5833ES Memory Test Syst.","year":"2022"},{"key":"ref352","volume-title":"Magnum EPIC Ultra-high Performance Solution for Memory Device Test","year":"2022"},{"key":"ref353","doi-asserted-by":"publisher","DOI":"10.1109\/vldi-dat.2013.6533853"},{"key":"ref354","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0258"},{"key":"ref355","doi-asserted-by":"publisher","DOI":"10.1109\/imw.2018.8388826"},{"key":"ref356","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2285517"},{"key":"ref357","volume-title":"MemTest86 Overview","author":"Software","year":"2019"},{"key":"ref358","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240311"},{"key":"ref359","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2014.6757500"},{"key":"ref360","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2353799"},{"key":"ref361","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2014.7087646"},{"key":"ref362","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"ref363","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00087"},{"key":"ref364","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853217"},{"key":"ref365","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962069"},{"key":"ref366","doi-asserted-by":"publisher","DOI":"10.1109\/essder.2005.1546616"},{"key":"ref367","doi-asserted-by":"publisher","DOI":"10.1109\/16.830993"},{"key":"ref368","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3060362"},{"key":"ref369","doi-asserted-by":"publisher","DOI":"10.1109\/dac.2018.8465769"},{"key":"ref370","first-page":"1","article-title":"Analysis and modeling of memory errors from large-scale field data collection","volume-title":"Proc. SELSE","author":"Siddiqua"},{"key":"ref371","first-page":"177","article-title":"A large-scale study of flash memory errors in the field","volume-title":"Proc. SIGMETRICS","author":"Meza"},{"key":"ref372","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.857185"},{"key":"ref373","doi-asserted-by":"publisher","DOI":"10.1063\/1.363119"},{"key":"ref374","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2157741"},{"key":"ref375","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746306"},{"key":"ref376","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512706"},{"key":"ref377","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"ref378","doi-asserted-by":"publisher","DOI":"10.1109\/test.2008.4700556"},{"key":"ref379","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.06.064"},{"key":"ref380","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1987.191425"},{"key":"ref381","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1992.307481"},{"key":"ref382","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.129"},{"key":"ref383","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2160066"},{"key":"ref384","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2125964"},{"key":"ref385","doi-asserted-by":"publisher","DOI":"10.15760\/etd.2101"},{"key":"ref386","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609541"},{"key":"ref387","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2006.346792"},{"key":"ref388","volume-title":"Sentaurus Sdevice User\u2019s Manual","year":"2018"},{"key":"ref389","doi-asserted-by":"publisher","DOI":"10.23919\/SISPAD.2017.8085330"},{"key":"ref390","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2018.06.109"},{"key":"ref391","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00061"},{"key":"ref392","doi-asserted-by":"publisher","DOI":"10.3390\/mi10020124"},{"key":"ref393","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00036"},{"key":"ref394","doi-asserted-by":"publisher","DOI":"10.1145\/102456.102472"},{"key":"ref395","volume-title":"Open Source FPGA Platform for Rowhammer Security Testing in the Data Center","year":"2021"},{"key":"ref396","doi-asserted-by":"publisher","DOI":"10.1145\/3569562.3569563"},{"key":"ref397","article-title":"Modelling and test generation for crosstalk faults in DSM chips","author":"Duganapalli","year":"2016"},{"key":"ref398","article-title":"MFIT: A bump-in-the-wire tool for plug-and-play analysis of rowhammer susceptibility factors","author":"Cojocar","year":"2021"},{"key":"ref399","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558933"},{"key":"ref400","doi-asserted-by":"publisher","DOI":"10.1109\/DSN53405.2022.00054"},{"key":"ref401","article-title":"Half-double: Next-row-over assisted rowhammer","author":"Salman","year":"2021"},{"key":"ref402","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954696"},{"key":"ref403","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2018.00046"},{"key":"ref404","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.77"},{"key":"ref405","volume-title":"DRAM"},{"key":"ref406","volume-title":"DDR4 SDRAM"},{"key":"ref407","volume-title":"NT5AD256M16E4-JR","year":"4596"},{"key":"ref408","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"ref409","doi-asserted-by":"publisher","DOI":"10.1109\/hotchips.2019.8875680"},{"key":"ref410","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365862"},{"key":"ref411","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00040"},{"key":"ref412","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731694"},{"key":"ref413","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref414","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731711"},{"key":"ref415","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.01.009"},{"key":"ref416","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref417","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref418","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref419","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref420","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3029600"},{"key":"ref421","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref422","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref423","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"ref424","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref425","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref426","doi-asserted-by":"publisher","DOI":"10.1109\/iedm45741.2023.10413808"},{"key":"ref427","volume-title":"High Performance Memory Testing: Design Principles, Fault Modeling and Self-Test","author":"Adams","year":"2002"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10380310\/10794671.pdf?arnumber=10794671","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,31]],"date-time":"2024-12-31T06:19:46Z","timestamp":1735625986000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10794671\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":427,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3514377","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}