{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T03:35:36Z","timestamp":1773804936604,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100006730","name":"Ministry of Education of the Republic of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100006730","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["RS-2022-NR067054"],"award-info":[{"award-number":["RS-2022-NR067054"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/access.2024.3516041","type":"journal-article","created":{"date-parts":[[2024,12,12]],"date-time":"2024-12-12T19:18:58Z","timestamp":1734031138000},"page":"194932-194945","source":"Crossref","is-referenced-by-count":1,"title":["TRIO-TCAM: An Area and Energy-Efficient Triple-State-in-Cell Ternary Content-Addressable Memory Architecture"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-1608-8666","authenticated-orcid":false,"given":"Thanh-Dat","family":"Nguyen","sequence":"first","affiliation":[{"name":"Department of Electronic Engineering, Kyung Hee University, Yongin-si, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0254-391X","authenticated-orcid":false,"given":"Sungju","family":"Ryu","sequence":"additional","affiliation":[{"name":"Department of System Semiconductor Engineering, Sogang University, Seoul, Republic of Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8871-8695","authenticated-orcid":false,"given":"Ik-Joon","family":"Chang","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Kyung Hee University, Yongin-si, South Korea"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JCN.2020.000006"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3121230"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2898707"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2624990"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2018.2809583"},{"key":"ref6","first-page":"5","article-title":"A multi-gigabit rate deep packet inspection algorithm using TCAM","volume-title":"Proc. IEEE Global Telecommun. Conf. (GLOBECOM)","author":"Sung"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2023.3243222"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IMW48823.2020.9108137"},{"key":"ref9","first-page":"240","article-title":"13.6 A 28 nm 400 MHz 4-parallel 1.6 Gsearch\/s 80 Mb ternary CAM","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Nii"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274888"},{"key":"ref11","first-page":"101","volume-title":"Magnetic Random-Access Memory","author":"Dieny","year":"2017"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2024.3360312"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2515510"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC47793.2019.9056974"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS57966.2023.10168596"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187538"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2691354"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3064033"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3056447"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/40.903060"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536316"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2940649"},{"key":"ref23","volume-title":"CMOS Circuit Design, Layout, and Simulation","author":"Baker","year":"2005"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916624"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2278021"},{"key":"ref26","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste","year":"2011"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2004.1345213"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.78"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CONECT.2002.1039265"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945400"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3202605"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2978295"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10380310\/10795131.pdf?arnumber=10795131","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,28]],"date-time":"2024-12-28T06:20:33Z","timestamp":1735366833000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10795131\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3516041","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}