{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T05:10:16Z","timestamp":1736485816098,"version":"3.32.0"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2024.3520877","type":"journal-article","created":{"date-parts":[[2025,1,8]],"date-time":"2025-01-08T20:25:34Z","timestamp":1736367934000},"page":"3434-3452","source":"Crossref","is-referenced-by-count":0,"title":["Fail-Safe Logic Design Strategies Within Modern FPGA Architectures"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-3402-2776","authenticated-orcid":false,"given":"Priya A.","family":"Bhakta","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of New Mexico, Albuquerque, NM, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1876-117X","authenticated-orcid":false,"given":"Jim","family":"Plusquellic","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of New Mexico, Albuquerque, NM, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9397-2604","authenticated-orcid":false,"given":"Andrew","family":"Suchanek","sequence":"additional","affiliation":[{"name":"Sandia National Laboratories, Albuquerque, NM, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1051-473X","authenticated-orcid":false,"given":"Tom J.","family":"Mannos","sequence":"additional","affiliation":[{"name":"Sandia National Laboratories, Albuquerque, NM, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2019.8724636"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2008.4526470"},{"volume-title":"Using duplication with compare for on-line error detection in FPGA-based designs","year":"2006","author":"McMurtrey","key":"ref3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00065"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2995854"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2017.7906747"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419873"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654113"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.82"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2390191.2390204"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702706"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00037"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CoDIT.2013.6689555"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/GECS.2017.8066141"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2016.7847858"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.2009.4806782"},{"volume-title":"Advanced encryption standard (AES128, AES192, AES256) encryption and decryption implementation in Verilog HDL","year":"2022","author":"Ehab","key":"ref18"},{"volume-title":"Zybo Z7 Reference Manual","year":"2024","key":"ref19"},{"volume-title":"Zybo Z7 Reference Links","year":"2024","key":"ref20"},{"volume-title":"7 Series FPGAS Configuration, User Guide","year":"2024","key":"ref21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474161"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.61"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/6287639\/10820123\/10810411-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/10810411.pdf?arnumber=10810411","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,9]],"date-time":"2025-01-09T06:25:21Z","timestamp":1736403921000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10810411\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3520877","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2025]]}}}