{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,15]],"date-time":"2026-08-15T16:48:00Z","timestamp":1786812480895,"version":"3.56.0"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2024.3523344","type":"journal-article","created":{"date-parts":[[2024,12,27]],"date-time":"2024-12-27T19:25:50Z","timestamp":1735327550000},"page":"1193-1207","source":"Crossref","is-referenced-by-count":7,"title":["Ternary Toward Binary: Circuit-Level Implementation of Ternary Logic Using Depletion-Mode and Conventional MOSFETs"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4329-7057","authenticated-orcid":false,"given":"Hyundong","family":"Lee","sequence":"first","affiliation":[{"name":"School of Electronic and Electrical Engineering, Kyungpook National University (KNU), Daegu, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seonghoon","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electronic and Electrical Engineering, Kyungpook National University (KNU), Daegu, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-4047-976X","authenticated-orcid":false,"given":"Jongbeom","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electronic and Electrical Engineering, Kyungpook National University (KNU), Daegu, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8960-6954","authenticated-orcid":false,"given":"Jaehoon","family":"Jeong","sequence":"additional","affiliation":[{"name":"Foundry Design Service Team, Samsung Electronics, Gyeonggi-do, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9969-2307","authenticated-orcid":false,"given":"Jeonggyu","family":"Yang","sequence":"additional","affiliation":[{"name":"Foundry Design Service Team, Samsung Electronics, Gyeonggi-do, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5243-4132","authenticated-orcid":false,"given":"Taigon","family":"Song","sequence":"additional","affiliation":[{"name":"School of Electronic and Electrical Engineering, Kyungpook National University (KNU), Daegu, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-6684-4730-7.ch006"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372061"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2017.29"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052216"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676392"},{"issue":"127","key":"ref6","doi-asserted-by":"crossref","first-page":"165","DOI":"10.1049\/ip-g-1.1980.0028","article-title":"Design and implementation of three-valued logic systems with MOS integrated circuits","volume":"4","author":"Mouftah","year":"1980","journal-title":"IEE Proc. G Circuits, Devices Syst."},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052354"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2036845"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2649548"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/3ICT51146.2020.9311953"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297369"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2990748"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/OJNANO.2020.3020567"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3027693"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3121437"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0272-8"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3287274"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/AMS.2008.133"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL52857.2022.00011"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796770"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/vlsit.2008.4588573"},{"key":"ref22","first-page":"1","article-title":"High performance 32 nm logic technology featuring 2nd generation high-k + metal gate transistors","author":"Packan","year":"2009","journal-title":"IEDM Tech. Dig."},{"key":"ref23","volume-title":"32\/28 nm Process Design Kits","year":"2022"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000515"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591542"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2023.3321050"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.881006"},{"key":"ref28","volume-title":"Arizona State University and NXP Semiconductors Research","year":"2023"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.909030"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICSCN.2015.7219847"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2020.3046953"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2496373"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/10817560.pdf?arnumber=10817560","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,3]],"date-time":"2025-01-03T05:26:13Z","timestamp":1735881973000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10817560\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/access.2024.3523344","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]}}}