{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T08:57:34Z","timestamp":1770541054992,"version":"3.49.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"\u201cRegional Innovation Strategy (RIS) \u201d through the National Research Foundation of Korea (NRF), Ministry of Education","award":["2023RIS-009"],"award-info":[{"award-number":["2023RIS-009"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2025.3528945","type":"journal-article","created":{"date-parts":[[2025,1,13]],"date-time":"2025-01-13T20:04:15Z","timestamp":1736798655000},"page":"12623-12633","source":"Crossref","is-referenced-by-count":3,"title":["TLB Coalescing With Range Compressed Page Table for Embedded I\/O Devices"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9268-5614","authenticated-orcid":false,"given":"Tran","family":"Dai Duong","sequence":"first","affiliation":[{"name":"Department of Electronic Engineering, Jeju National University, Jeju-si, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young","family":"Seung Kim","sequence":"additional","affiliation":[{"name":"MetaCNI, Jeju-si, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4151-908X","authenticated-orcid":false,"given":"Jae","family":"Young Hur","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Jeju National University, Jeju-si, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835964"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080217"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2870913"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2019EDL8089"},{"key":"ref7","first-page":"698","article-title":"Translation ranger: Operating system support for contiguity-aware TLBs","volume-title":"Proc. ACM\/IEEE 46th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Yan"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3308591"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2999926"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540741"},{"key":"ref11","volume-title":"The RISC-V Instruction Set Manual\u2014Volume II: Privileged Architecture","author":"Waterman","year":"2024"},{"key":"ref12","volume-title":"ARM Architecture Reference Manual","year":"2024"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/844128.844138"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.21"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056035"},{"key":"ref16","first-page":"136","article-title":"Mosaic: A GPU memory manager with application-transparent support for multiple page sizes","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Ausavarungnirun"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037704"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507718"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3217484"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080210"},{"key":"ref21","first-page":"449","article-title":"CSALT: Context switch aware large TLB","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Marathe"},{"key":"ref22","first-page":"1178","article-title":"Victima: Drastically increasing address translation reach by leveraging underutilized cache resources","volume-title":"Proc. 56th IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Kanellopoulos"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358294"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00016"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS55109.2022.00044"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00070"},{"key":"ref27","volume-title":"Operating System Concepts","author":"Silberschatz","year":"2018"},{"key":"ref28","volume-title":"AMD Vivado Design Suite","year":"2024"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/10839381.pdf?arnumber=10839381","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T18:52:19Z","timestamp":1741114339000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10839381\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/access.2025.3528945","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]}}}