{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T20:10:01Z","timestamp":1783023001728,"version":"3.54.6"},"reference-count":63,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/100016147","name":"AMD-XILINX University Program to Jordan University of Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100016147","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2025.3540836","type":"journal-article","created":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T18:28:20Z","timestamp":1739298500000},"page":"29361-29374","source":"Crossref","is-referenced-by-count":3,"title":["Design and Implementation of High-Speed Carry Look-Ahead Decimal Adder (CLDA) Using CMOS Technology"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-6777-6762","authenticated-orcid":false,"given":"Abdelsalam","family":"Al Share","sequence":"first","affiliation":[{"name":"Electrical Engineering Department, Jordan University of Science and Technology, Irbid, Jordan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0585-2619","authenticated-orcid":false,"given":"Osama","family":"Al-Khaleel","sequence":"additional","affiliation":[{"name":"Computer Engineering Department, Jordan University of Science and Technology, Irbid, Jordan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9039-7993","authenticated-orcid":false,"given":"Fadi Nessir","family":"Zghoul","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department, Jordan University of Science and Technology, Irbid, Jordan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6266-373X","authenticated-orcid":false,"given":"Mohammad","family":"Al-Khaleel","sequence":"additional","affiliation":[{"name":"Mathematics Department, Khalifa University of Science and Technology, Abu Dhabi, United Arab Emirates"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5399-3208","authenticated-orcid":false,"given":"Chris","family":"Papachristou","sequence":"additional","affiliation":[{"name":"ECSE Department, Case Western Reserve University, Cleveland, OH, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271491"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3047393"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2003.1207666"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347893"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3145001"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3244891"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3120065"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2584067"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2009.21"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.1985.82928"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2008.4610935"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.1985.82928"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2008286"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2001.987708"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0663"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.26"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2011.27"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.126"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223362"},{"key":"ref20","first-page":"47","article-title":"Conditional speculative decimal addition","volume-title":"Proc. 7th Conf. Real Numbers Comput. (RNC)","author":"V\u00e1zquez"},{"issue":"14","key":"ref21","first-page":"41","article-title":"FPGA implementation of low power hardware efficient flagged binary coded decimal adder","volume":"46","author":"Vijeyakumar","year":"2012","journal-title":"Int. J. Comput. Appl."},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPCom.2013.6719834"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-018-0770-3"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.11591\/ijres.v8.i3.pp185-193"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.3897\/jucs.86282"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICECCE49384.2020.9179331"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1142\/S021812661550019X"},{"issue":"10","key":"ref28","first-page":"7817","article-title":"High speed 128-bit BCD adder architecture using CLA","volume":"5","author":"Sai Prasanthi","year":"2016","journal-title":"Int. J. Adv. Res. Electr., Electron. Instrum. Eng."},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2013.01.002"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.7763\/IJET.2017.V9.947"},{"key":"ref31","first-page":"285","article-title":"Design of high speed BCD adder using LUT","volume":"2","author":"Deepika","year":"2014","journal-title":"Int. J. VLSI Design Commun. Syst. (IJVDCS)"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122311"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081401"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1080\/00207217908900967"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICOSEC51865.2021.9591842"},{"key":"ref36","first-page":"119","article-title":"Design and implementation of low power energy efficient binary coded decimal adder","volume":"8","author":"Saravanakumar","year":"2018","journal-title":"Int. J. Eng. Adv. Technol. (IJEAT)"},{"key":"ref37","first-page":"127","article-title":"A 64 bit pipeline based decimal adder using a new high speed BCD adder","volume":"3","author":"Jain","year":"2014","journal-title":"Int. J. Eng. Adv. Technol. (IJEAT)"},{"issue":"12","key":"ref38","first-page":"36","article-title":"Novel 16-bit and 32-bit group high speed BCD adders","volume":"107","author":"Sundaresan","year":"2014","journal-title":"Int. J. Comput. Appl."},{"issue":"5","key":"ref39","first-page":"1994","article-title":"A high-speed BCD adder using single 4-bit binary adder and detector circuit","volume":"8","author":"Ragunath","year":"2019","journal-title":"Int. J. Eng. Adv. Technol."},{"key":"ref40","first-page":"422","article-title":"Design of a high speed BCD adder","volume":"60","author":"Jayanthi","year":"2011","journal-title":"Eur. J. Sci. Res."},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2015.0213"},{"key":"ref42","first-page":"g817","article-title":"Area efficient high speed BCD adders using modified carry select adder","volume":"9","author":"Agrawal","year":"2022","journal-title":"Int. J. Emerg. Technol. Innov. Res."},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2007.4429991"},{"key":"ref44","first-page":"1115","article-title":"Ultra low power, low voltage 16 bit BCD adder using dtmos technique","volume":"3","author":"Chaudhari","year":"2016","journal-title":"Int. Res. J. Eng. Technol. (IRJET)"},{"issue":"2","key":"ref45","first-page":"802","article-title":"Power gating based low power 32 bit BCD adder using DVT","volume":"3","author":"Santhiya","year":"2015","journal-title":"Int. J. Sci. Res. Develop."},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-99-2710-4_16"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.17762\/ijnpme.v6i02.57"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISPCC.2013.6663444"},{"key":"ref49","first-page":"1","article-title":"Study on a compact and high speed 4-bit BCD adder","volume":"2","author":"Shiby","year":"2016","journal-title":"J. Electron. Design Eng."},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3342328"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.23919\/MIXDES.2019.8787134"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1201\/9781315275567"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2021.104992"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010795"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.08.017"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2015.06.008"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ACCTHPA49271.2020.9213227"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/EIT.2015.7293410"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2940558"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.11648\/j.cssp.20190802.16"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2004.09.002"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2017.8126457"},{"key":"ref63","volume-title":"Fundamentals of Logic Design","author":"Roth","year":"2014"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/10879510.pdf?arnumber=10879510","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T20:38:59Z","timestamp":1740083939000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10879510\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":63,"URL":"https:\/\/doi.org\/10.1109\/access.2025.3540836","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]}}}