{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T05:29:24Z","timestamp":1740634164085,"version":"3.38.0"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100010418","name":"Institute of Information and Communications Technology Planning and Evaluation (IITP) grant funded by Korean Government [Ministry of Science and ICT (MSIT)]","doi-asserted-by":"publisher","award":["RS-2022-II221013"],"award-info":[{"award-number":["RS-2022-II221013"]}],"id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF) grant funded by Korean Government","doi-asserted-by":"publisher","award":["RS-2024-00334247","RS-2024-00414230"],"award-info":[{"award-number":["RS-2024-00334247","RS-2024-00414230"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2025.3544157","type":"journal-article","created":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T20:34:32Z","timestamp":1740083672000},"page":"34060-34069","source":"Crossref","is-referenced-by-count":0,"title":["URcon: Unified and Reconfigurable Control and Verification Platform for Multi-Mode Customized eDRAM and SRAM Macros"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-6166-2495","authenticated-orcid":false,"given":"Ho-Sung","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-5199-5824","authenticated-orcid":false,"given":"Ik-Hyeon","family":"Jeon","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiwon","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyeonjun","family":"Cheon","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6354-5612","authenticated-orcid":false,"given":"Joo-Hyung","family":"Chae","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communications Engineering, Kwangwoon University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232983"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465819"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2011.5782638"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365766"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.62"},{"volume-title":"LiteX Row Hammer Tester-GitHub Repository","year":"2023","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3282172"},{"volume-title":"V6000 Memory Platform","year":"2023","key":"ref11"},{"volume-title":"FS2800 DDR Detective","year":"2023","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/vldi-dat.2013.6533853"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893602"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138756"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731711"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365862"},{"issue":"1","key":"ref18","first-page":"44","article-title":"Hardware-software co-design for analog compute-in-memory accelerators using 1-bit sense amplifiers","volume":"11","author":"Cho","year":"2025","journal-title":"IDEC J. Integr. Circuits Syst."},{"issue":"1","key":"ref19","first-page":"5","article-title":"A DRAM-based process-in-memory using data redundancy and differential bit-line computation","volume":"10","author":"Yoon","year":"2024","journal-title":"IDEC J. Integr. Circuits Syst."},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC59616.2023.10268725"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC62682.2024.10762141"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC62682.2024.10762116"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/10896669.pdf?arnumber=10896669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T19:09:16Z","timestamp":1740596956000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10896669\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/access.2025.3544157","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2025]]}}}