{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T04:02:06Z","timestamp":1743307326914,"version":"3.40.3"},"reference-count":59,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100008431","name":"Consejer?a de Educaci?n, Junta de Castilla y Le?n","doi-asserted-by":"publisher","award":["VA226P20"],"award-info":[{"award-number":["VA226P20"]}],"id":[{"id":"10.13039\/501100008431","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004837","name":"Ministerio de Ciencia e Innovaci\u00f3n","doi-asserted-by":"publisher","award":["PID2022-136435NB-I00","PID2022-142292NB-I00","TED2021?130367B?I00"],"award-info":[{"award-number":["PID2022-136435NB-I00","PID2022-142292NB-I00","TED2021?130367B?I00"]}],"id":[{"id":"10.13039\/501100004837","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2025.3551428","type":"journal-article","created":{"date-parts":[[2025,3,14]],"date-time":"2025-03-14T17:55:22Z","timestamp":1741974922000},"page":"50394-50410","source":"Crossref","is-referenced-by-count":0,"title":["Comparing Portability of FPGA High-Level Synthesis Frameworks in the Context of a Highly-Parallel Application"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3080-5136","authenticated-orcid":false,"given":"Manuel","family":"De Castro","sequence":"first","affiliation":[{"name":"Department of Computer Science, Universidad de Valladolid, Campus Miguel Delibes, Valladolid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8768-2240","authenticated-orcid":false,"given":"Roberto R.","family":"Osorio","sequence":"additional","affiliation":[{"name":"Computer Architecture Group, CITIC, Universidade da Coruña, Campus de Elviña s\/n, A Coruña, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"And\u00fajar","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Universidad de Valladolid, Campus Miguel Delibes, Valladolid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8409-2421","authenticated-orcid":false,"given":"Roc\u00edo","family":"Carratal\u00e1-S\u00e1ez","sequence":"additional","affiliation":[{"name":"Dpto. Informática, Universitat de València, Valencia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3037-3567","authenticated-orcid":false,"given":"Yuri","family":"Torres","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Universidad de Valladolid, Campus Miguel Delibes, Valladolid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6240-9109","authenticated-orcid":false,"given":"Diego R.","family":"Llanos","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Universidad de Valladolid, Campus Miguel Delibes, Valladolid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PMBS51919.2020.00007"},{"key":"ref2","article-title":"High performance computing with FPGAs and OpenCL","author":"Zohouri","year":"2018","journal-title":"arXiv:1810.09773"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-63616-5_11"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021740"},{"journal-title":"IEEE Standard for VHDL Language Reference Manual, IEEE Standard 1076-2019","first-page":"1","year":"2019","key":"ref5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2006.99495"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3532989"},{"volume-title":"OpenMP Specifications","year":"2021","key":"ref9"},{"volume-title":"CUDA Toolkit Documentation V12.2","year":"2023","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2017.08.007"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2021.3097276"},{"key":"ref13","article-title":"Performance, portability and productivity analysis library","volume-title":"v0.1.0-alpha","author":"Pennycook","year":"2023"},{"journal-title":"The OpenCL Specification, Version 1.0.","year":"2008","key":"ref14"},{"volume-title":"Intel FPGA SDK for OpenCL Pro Edition Getting Started Guide","year":"2023","key":"ref15"},{"volume-title":"SDAccel: Enabling Hardware-Accelerated Software","year":"2023","author":"Xilinx","key":"ref16"},{"volume-title":"SYCL 2020 Specification (Revision 7)","year":"2020","author":"Group","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-022-05017-x"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-44534-8_18"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1146\/annurev-fluid-010313-141322"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.jbiomech.2021.110307"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.2514\/6.2009-1127"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1175\/JAS-D-17-0052.1"},{"key":"ref25","article-title":"Open SYCL on heterogeneous GPU systems: A case of study","author":"Carratal\u00e1-S\u00e1ez","year":"2023","journal-title":"arXiv:2310.06947"},{"volume-title":"Intel\u00ae Quartus\u00ae Prime Design Software","year":"2023","key":"ref26"},{"volume-title":"FPGAs for Scientific Workloads: The Why and the How","year":"2021","author":"Brown","key":"ref27"},{"volume-title":"Compare Benefits of CPUs, GPUs, and FPGAs for Different OneAPI Compute Workloads","year":"2022","key":"ref28"},{"volume-title":"Intel FPGA SDK for OpenCL Pro Edition: Best Practices Guide: 1.3 Single Work-Item Kernel Versus NDRange Kernel","year":"2022","key":"ref29"},{"journal-title":"FloPoCo Project Website","year":"2022","key":"ref30"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.44"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1146704"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1997.614875"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2022.3220039"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2018.8641699"},{"key":"ref36","first-page":"1","article-title":"Challenging portability paradigms: FPGA acceleration using SYCL and OpenCL","volume-title":"Proc. Parallel Process. Workshops (HeteroPar)","author":"De Castro"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643473"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530420"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/H2RC49586.2019.00007"},{"key":"ref40","doi-asserted-by":"crossref","DOI":"10.1016\/j.cpc.2024.109123","article-title":"Developing performance portable plasma edge simulations: A survey","volume":"298","author":"Wright","year":"2024","journal-title":"Comput. Phys. Commun."},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1016\/j.compfluid.2020.104425"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/LDAV.2013.6675154"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/PacificVis.2012.6183582"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.93"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15014-2_13"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1016\/j.compfluid.2018.07.015"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TVCG.2007.70551"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-88606-8_1"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TVCG.2010.227"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcp.2011.10.032"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2022.03.017"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/BigData47090.2019.9005555"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3585341.3585372"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3529538.3530007"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.34"},{"article-title":"Accelerating workloads on FPGAs via OpenCL: A case study with OpenDwarfs","year":"2016","author":"Verma","key":"ref56"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.3039409"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446058"},{"volume-title":"The SYCL for Vitis Project","year":"2025","key":"ref59"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/10926827.pdf?arnumber=10926827","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,29]],"date-time":"2025-03-29T03:54:59Z","timestamp":1743220499000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10926827\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":59,"URL":"https:\/\/doi.org\/10.1109\/access.2025.3551428","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2025]]}}}