{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:13:04Z","timestamp":1772644384947,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100002538","name":"2023 Research Fund of Myongji University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002538","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2025.3553802","type":"journal-article","created":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T18:42:07Z","timestamp":1742841727000},"page":"52528-52537","source":"Crossref","is-referenced-by-count":2,"title":["Multi-Level Cell Structure for Capacitor-Less 1T DRAM With SiGe-Based Separated Data Storing Regions"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-7086-9616","authenticated-orcid":false,"given":"Eungi","family":"Hwang","sequence":"first","affiliation":[{"name":"Department of Electronic Engineering, Myongji University, Yongin, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5936-4314","authenticated-orcid":false,"given":"Jang","family":"Hyun Kim","sequence":"additional","affiliation":[{"name":"Department of Intelligent Semiconductor Engineering, Ajou University, Suwon, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6492-7740","authenticated-orcid":false,"given":"Sangwan","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Sogang University, Seoul, South Korea"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6517-7120","authenticated-orcid":false,"given":"Garam","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Myongji University, Yongin, South Korea"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"International Roadmap for Devices and Systems","year":"2022"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/soic.2001.958032"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2002.802359"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2004.1419332"},{"key":"ref5","first-page":"38","article-title":"Scaled 1T-bulk devices built with CMOS 90 nm technology for low-cost eDRAM applications","volume-title":"Symp. VLSI Tech. Dig.","author":"Ranica"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2007.4419103"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2008.4796818"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/nmdc.2009.5167556"},{"key":"ref9","first-page":"234","article-title":"Highly scalable Z-RAM with remarkably long data retention for DRAM application","volume-title":"Proc. Symp. VLSI Technol.","author":"Jang"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1166\/jnn.2011.4333"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2239253"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2593700"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2759308"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2963995"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2976638"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3074348"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3170284"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3193349"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s11277-022-09963-w"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2023.23.1.64"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.3390\/mi14061138"},{"key":"ref22","first-page":"1","article-title":"Capacitor-less 1T-DRAM as synaptic element for online learning","volume":"2023","author":"Bashir","year":"2023","journal-title":"TechRxiv"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2007.893575"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556212"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.mseb.2023.117080"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/ac696e"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.spmi.2021.107101"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s12633-022-01681-z"},{"key":"ref29","volume-title":"Sentaurus Device User Guide: Version K-2015.06","year":"2009"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2171912"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2766563"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/10937212.pdf?arnumber=10937212","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,29]],"date-time":"2025-03-29T06:10:44Z","timestamp":1743228644000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10937212\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/access.2025.3553802","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]}}}