{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,28]],"date-time":"2026-04-28T13:44:21Z","timestamp":1777383861432,"version":"3.51.4"},"reference-count":153,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2025.3555139","type":"journal-article","created":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T02:46:57Z","timestamp":1743043617000},"page":"56587-56606","source":"Crossref","is-referenced-by-count":2,"title":["A Decade in Software-Based Side and Covert Channel Attacks and Countermeasures: A Survey"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1232-6991","authenticated-orcid":false,"given":"Teodora","family":"Vasilas","sequence":"first","affiliation":[{"name":"Computer Science, Electrical and Electronics Engineering Department, “Lucian Blaga” University of Sibiu, Sibiu, Romania"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8100-1379","authenticated-orcid":false,"given":"Remus","family":"Brad","sequence":"additional","affiliation":[{"name":"Computer Science, Electrical and Electronics Engineering Department, “Lucian Blaga” University of Sibiu, Sibiu, Romania"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45418-7_17"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"ref4","first-page":"719","article-title":"FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack","volume-title":"Proc. 23rd USENIX Secur. Symp. (USENIX Secur. 14)","author":"Yarom"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.is.2020.101524"},{"key":"ref7","volume-title":"Cache Missing for Fun and Profit","author":"Percival","year":"2005"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3399742"},{"key":"ref9","article-title":"Meltdown","author":"Lipp","year":"2018","journal-title":"arXiv:1801.01207"},{"key":"ref10","first-page":"991","article-title":"Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution","volume-title":"Proc. 27th USENIX Secur. Symp. (USENIX Secur. 18)","author":"Bulck"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-29959-0_14"},{"key":"ref12","article-title":"MeltdownPrime and SpectrePrime: Automatically-synthesized attacks exploiting invalidation-based coherence protocols","author":"Trippel","year":"2018","journal-title":"arXiv:1802.03802"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1109\/MDAT.2024.3352537","article-title":"Spectre returns! Speculation attacks using the return stack buffer","volume-title":"Proc. 12th USENIX Workshop Offensive Technol.","author":"Koruyeh"},{"key":"ref14","first-page":"249","article-title":"A systematic evaluation of transient execution attacks and defenses","volume-title":"Proc. 28th USENIX Secur. Symp. (USENIX Secur.)","author":"Canella"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"ref16","first-page":"19","article-title":"Are AES x86 cache timing attacks still feasible?","volume-title":"Proc. ACM Workshop Cloud Comput. Secur. Workshop","author":"Mowery"},{"issue":"1","key":"ref17","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/s13389-016-0141-6","article-title":"A survey of microarchitectural timing attacks and countermeasures on contemporary hardware","volume":"8","author":"Ge","year":"2018","journal-title":"J. Cryptograph. Eng."},{"issue":"3","key":"ref18","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1007\/s41635-018-0046-1","article-title":"Survey of microarchitectural side and covert channels, attacks, and defenses","volume":"3","author":"Szefer","year":"2019","journal-title":"J. Hardw. Syst. Secur."},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00063"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3433210.3437517"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3156596"},{"key":"ref22","first-page":"897","article-title":"Cache template attacks: Automating attacks on inclusive last-level caches","volume-title":"Proc. 24th USENIX Secur. Symp. (USENIX Secur. 15)","author":"Gruss"},{"key":"ref23","first-page":"51","article-title":"Prime+abort: A timer-free high-precision L3 cache attack using Intel TSX","volume-title":"Proc. 26th USENIX Secur. Symp. (USENIX Secur. 17)","author":"Disselkoen"},{"key":"ref24","first-page":"353","article-title":"Cross processor cache attacks","volume-title":"Proc. 11th ACM Asia Conf. Comput. Commun. Secur.","author":"Irazoqui"},{"key":"ref25","first-page":"1967","article-title":"RELOAD+REFRESH: Abusing cache replacement policies to perform stealthy cache attacks","volume-title":"Proc. 29th USENIX Secur. Symp. (USENIX Secur. 20)","author":"Briongos"},{"key":"ref26","first-page":"813","article-title":"Take a way: Exploring the security implications of AMD\u2019s cache way predictors","volume-title":"Proc. 15th ACM Asia Conf. Comput. Commun. Secur.","author":"Lipp"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3460120.3484816"},{"key":"ref28","first-page":"75","article-title":"\u2019Ooh Aah...Just a little bit\u2019: A small amount of side channel can go a long way","volume-title":"Proc. 16th Int. Workshop, Cryptograph. Hardw. Embedded Syst. (CHES)","author":"Benger"},{"key":"ref29","first-page":"299","article-title":"Wait a minute! A fast, cross-VM attack on AES","volume-title":"Proc. 17th Int. Symp. Res. Attacks, Intrusions Defenses (RAID)","author":"Irazoqui"},{"key":"ref30","first-page":"990","article-title":"Cross-tenant side-channel attacks in PaaS clouds","volume-title":"Proc. ACM SIGSAC Conf. Comput. Commun. Secur.","author":"Zhang"},{"key":"ref31","first-page":"140","article-title":"Recovering OpenSSL ECDSA nonces using the FLUSH+RELOAD cache side-channel attack","volume":"2014","author":"Yarom","year":"2014","journal-title":"Cryptol. ePrint Arch."},{"key":"ref32","first-page":"3","article-title":"Just a little bit more","volume-title":"Proc. Cryptographers Track RSA Conf.","volume":"69","author":"Hofer"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.42"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref35","first-page":"1406","article-title":"The spy in the sandbox: Practical cache attacks in Javascript and their implications","volume-title":"Proc. 22nd ACM SIGSAC Conf. Comput. Commun. Secur.","author":"Oren"},{"key":"ref36","first-page":"111","article-title":"A faster and more realistic Flush+Reload attack on AES","volume-title":"Proc. 6th Int. Workshop Constructive Side-Channel Anal. Secure Design","author":"G\u00fclmezo\u011flu"},{"key":"ref37","first-page":"422","article-title":"Amplifying side channels through performance degradation","volume-title":"Proc. 32nd Annu. Conf. Comput. Secur. Appl.","author":"Allan"},{"key":"ref38","first-page":"549","article-title":"ARMageddon: Cache attacks on mobile devices","volume-title":"Proc. 25th USENIX Secur. Symp. (USENIX Secur. 16)","author":"Lipp"},{"key":"ref39","first-page":"1639","article-title":"Make sure DSA signing exponentiations really are constant-time","volume-title":"Proc. ACM SIGSAC Conf. Comput. Commun. Secur.","author":"Pereida Garc\u00eda"},{"key":"ref40","first-page":"368","article-title":"Cache attacks enable bulk key recovery on the cloud","volume-title":"Proc. 18th Int. Conf. Cryptograph. Hardw. Embedded Systems (CHES)","author":"\u0130nci"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897962"},{"key":"ref42","first-page":"555","article-title":"Sliding right into disaster: Left-to-Right sliding windows leak","volume-title":"Proc. 19th Int. Conf. Cryptograph. Hardw. Embedded Syst. (CHES)","author":"Bernstein"},{"key":"ref43","article-title":"Software grand exposure: SGX cache attacks are practical","volume-title":"Proc. 11th USENIX Workshop Offensive Technol. (WOOT 17)","author":"Brasser"},{"key":"ref44","first-page":"3","article-title":"Malware guard extension: Using SGX to conceal cache attacks","volume-title":"Proc. 14th Int. Conf. Detection Intrusions Malware, Vulnerability Assessment, (DIMVA)","author":"Schwarz"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0062-1"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00082"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702290"},{"key":"ref48","first-page":"1973","article-title":"Synchronization storage channels (S2C): Timer-less cache side-channel attacks on the apple M1 via hardware synchronization instructions","volume-title":"Proc. 32nd USENIX Secur. Symp. (USENIX Secur. 23)","author":"Yu"},{"key":"ref49","first-page":"570","article-title":"The last mile: An empirical study of timing channels on seL4","volume-title":"Proc. ACM SIGSAC Conf. Comput. Commun. Secur.","author":"Cock"},{"key":"ref50","first-page":"431","article-title":"CacheAudit: A tool for the static analysis of cache side channels","volume-title":"Proc. ACM Trans. Inf. Syst. Secur. (TISSEC)","author":"Doychev"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-017-0152-y"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/RISP.1991.130768"},{"key":"ref53","article-title":"A multi-threading software countermeasure to mitigate side channel analysis in the time domain","author":"Frieslaar","year":"2018"},{"key":"ref54","first-page":"687","article-title":"Scheduler-based defenses against cross-VM side-channels","volume-title":"Proc. 23rd USENIX Secur. Symp. (USENIX Secur. 14)","author":"Varadarajan"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-62105-0_11"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/3579856.3595803"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978324"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"ref59","first-page":"217","article-title":"Strong and efficient cache side-channel protection using hardware transactional memory","volume-title":"Proc. 26th USENIX Secur. Symp. (USENIX Secur. 17)","author":"Gruss"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2019.23061"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"ref62","first-page":"451","article-title":"HybCache: Hybrid side-channel-resilient caches for trusted execution environments","volume-title":"Proc. 29th USENIX Secur. Symp. (USENIX Secur. 20)","author":"Dessouky"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2014.2304439"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-01701-9_27"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.28"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"ref67","first-page":"360","article-title":"New attacks and defense for encrypted-address cache","volume-title":"Proc. ACM\/IEEE 46th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Qureshi"},{"key":"ref68","first-page":"675","article-title":"SCATTERCACHE: Thwarting cache attacks via cache set randomization","volume-title":"Proc. 28th USENIX Secur. Symp. (USENIX Secur. 19)","author":"Werner"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2020.24086"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00011"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3349659"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2016.09.014"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-45719-2_6"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/3052973.3053007"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2017.23193"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3082471"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/SEED55351.2022.00010"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1007\/s12243-021-00906-3"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.3390\/fi14010024"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247890"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2023.3340088"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/3579988.3585052"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589094"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589070"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1145\/3658644.3670319"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"key":"ref87","first-page":"1041","article-title":"Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution","volume-title":"Proc. 26th USENIX Secur. Symp. (USENIX Secur.)","author":"Bulck"},{"key":"ref88","first-page":"26","article-title":"ASLR on the line: Practical cache attacks on the MMU","volume-title":"Proc. Netw. Distrib. Syst. Secur. Symp.","author":"Gras"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP48549.2020.00027"},{"key":"ref90","first-page":"989","article-title":"TLB; DR: Enhancing TLB-based attacks with TLB desynchronized reverse engineering","volume-title":"Proc. 31st USENIX Secur. Symp. (USENIX Secur.)","author":"Tatar"},{"key":"ref91","first-page":"955","article-title":"Translation leak-aside buffer: Defeating cache side-channel protections with TLB attacks","volume-title":"Proc. 27th USENIX Conf. Secur. Symp.","author":"Gras"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00016"},{"key":"ref93","first-page":"380","article-title":"Breaking kernel address space layout randomization with Intel TSX","volume-title":"Proc. ACM SIGSAC Conf. Comput. Commun. Secur.","author":"Jang"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978356"},{"key":"ref95","volume-title":"Benchmarking Modern Multiprocessors","author":"Bienia","year":"2011"},{"key":"ref96","volume-title":"Pgbench: Postgresql Benchmarking Tool","year":"1996"},{"key":"ref97","volume-title":"A Memo on Exploration of SPLASH-2 Input Sets","year":"2011"},{"key":"ref98","first-page":"346","article-title":"Secure TLBs","volume-title":"Proc. 46th Int. Symp. Comput. Archit.","author":"Deng"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2023.i1.1-31"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-803819-2.00018-5"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3575719"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00021"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00053"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/SP46214.2022.9833692"},{"key":"ref107","first-page":"1","article-title":"PAPP: Prefetcher-aware prime and probe side-channel attack","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Wang"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2487728"},{"key":"ref109","first-page":"643","article-title":"AMD prefetch attacks through power and time","volume-title":"Proc. 31st USENIX Secur. Symp. (USENIX Secur.)","author":"Lipp"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1145\/3320269.3384747"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2023.102877"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00037"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2019.101698"},{"key":"ref114","volume-title":"Apache Http Server Benchmarking Tool","author":"Foundation","year":"2025"},{"key":"ref115","volume-title":"Misc-cache-attacks","author":"David","year":"2025"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774658"},{"key":"ref117","volume-title":"SPEC CPU2006 Benchmark Suite","year":"2006"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243761"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2019.00020"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363219"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363194"},{"key":"ref122","first-page":"3825","article-title":"RETBLEED: Arbitrary speculative code execution with return instructions","volume-title":"Proc. 31st USENIX Secur. Symp. (USENIX Secur.)","author":"Wikner"},{"issue":"5","key":"ref123","first-page":"7179","article-title":"Downfall: Exploiting speculative data gathering","volume-title":"Proc. 32th USENIX Secur. Symp. (USENIX Secur.)","volume":"1","author":"Moghimi"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2019.00020"},{"key":"ref126","first-page":"1","article-title":"SafeSpec: Banishing the spectre of a meltdown with leakage-free speculation","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Khasawneh"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1145\/3185768.3185771"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00043"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00033"},{"key":"ref130","first-page":"7285","article-title":"Collide+power: Leaking inaccessible data with software-based power side channels","volume-title":"Proc. 32nd USENIX Secur. Symp. (USENIX Secur.)","author":"Kogler"},{"key":"ref131","volume-title":"Running Average Power Limit (RAPL) Energy Reporting","year":"2011"},{"key":"ref132","article-title":"Information-leakage analysis based on hardware performance counters","author":"Fusi","year":"2016"},{"key":"ref133","first-page":"865","article-title":"Thermal covert channels on multi-core platforms","volume-title":"Proc. 24th USENIX Secur. Symp. (USENIX Secur. 15)","author":"Masti"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901322"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342241"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.3390\/fi13060146"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55342.2024.10545405"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3656525"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2015.2510825"},{"key":"ref140","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2023.3272748"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753336"},{"key":"ref142","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218648"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.1109\/ICCS52645.2021.9697251"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3059245"},{"key":"ref145","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea12020025"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3197344"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3189578"},{"key":"ref148","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247844"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1109\/ISPDC59212.2023.00022"},{"key":"ref150","doi-asserted-by":"publisher","DOI":"10.3390\/fi16080301"},{"key":"ref151","doi-asserted-by":"publisher","DOI":"10.1145\/3317549.3319730"},{"key":"ref152","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3203430"},{"key":"ref153","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/10942360.pdf?arnumber=10942360","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,5]],"date-time":"2025-04-05T08:14:52Z","timestamp":1743840892000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10942360\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":153,"URL":"https:\/\/doi.org\/10.1109\/access.2025.3555139","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]}}}