{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T14:58:44Z","timestamp":1773154724812,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2025.3566614","type":"journal-article","created":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T17:17:39Z","timestamp":1746206259000},"page":"79217-79236","source":"Crossref","is-referenced-by-count":2,"title":["DExIMA: Design Explorer for In-Memory Architectures"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6588-858X","authenticated-orcid":false,"given":"Andrea","family":"Coluccio","sequence":"first","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-8655-1324","authenticated-orcid":false,"given":"Alessio","family":"Naclerio","sequence":"additional","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2920-3357","authenticated-orcid":false,"given":"Marco","family":"Vacca","sequence":"additional","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8520-906X","authenticated-orcid":false,"given":"Giovanna","family":"Turvani","sequence":"additional","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8721-9990","authenticated-orcid":false,"given":"Mariagrazia","family":"Graziano","sequence":"additional","affiliation":[{"name":"Department of Applied Science and Technology, Politecnico di Torino, Turin, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8179-5973","authenticated-orcid":false,"given":"Maurizio","family":"Zamboni","sequence":"additional","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"Verilator: Open simulation-growing up","volume-title":"Proc. DVClub Bristol","author":"Snyder"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980098"},{"key":"ref4","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"2017"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750397"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2017.8344611"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1142\/S012962641442002X"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2686875"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3127354"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2945617"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2018.8626224"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3000468"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697572"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00048"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0410-3"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2966484"},{"key":"ref20","first-page":"1","volume-title":"Exploration of beyond von Neumann computing to solve the memory-wall issue","author":"Coluccio","year":"2023"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea10010007"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.3390\/mi10060368"},{"issue":"6","key":"ref23","doi-asserted-by":"crossref","first-page":"1681","DOI":"10.3390\/s20061681","article-title":"Data processing and information classification\u2014An in-memory approach","volume":"20","author":"Andrighetti","year":"2020","journal-title":"Sensors"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/81.883330"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052168"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/81.331533"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7"},{"key":"ref28","volume-title":"Riscv-collab\/riscv-gnu-toolchain: GNU Toolchain for Risc-v, Including GCC","year":"2024"},{"key":"ref29","first-page":"28","article-title":"CACTI 6.0: A tool to model large caches","volume":"27","author":"Muralimanohar","year":"2009","journal-title":"HP Laboratories"},{"key":"ref30","article-title":"Spectre circuit simulator components and device models reference","year":"2020"},{"key":"ref31","volume-title":"Itrs 2.0: International Technology Roadmap for Semiconductors","year":"2015"},{"key":"ref32","volume-title":"Freepdk45 Technology Model","year":"2024"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1002\/0470863803.ch6"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3450105"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/10982062.pdf?arnumber=10982062","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,9]],"date-time":"2025-05-09T04:23:52Z","timestamp":1746764632000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10982062\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/access.2025.3566614","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]}}}