{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,5]],"date-time":"2026-05-05T12:27:45Z","timestamp":1777984065519,"version":"3.51.4"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Japan Science and Technology Agency (JST) Adaptable and Seamless Technology Transfer Program through Target-Driven Research and Development","award":["JPMJTR201C"],"award-info":[{"award-number":["JPMJTR201C"]}]},{"name":"Institute for AI and Beyond, The University of Tokyo; in part by the Murata Science and Education Foundation","award":["M24AN001"],"award-info":[{"award-number":["M24AN001"]}]},{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science","doi-asserted-by":"publisher","award":["JP21H03406"],"award-info":[{"award-number":["JP21H03406"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2025.3569273","type":"journal-article","created":{"date-parts":[[2025,5,12]],"date-time":"2025-05-12T13:45:14Z","timestamp":1747057514000},"page":"83450-83469","source":"Crossref","is-referenced-by-count":0,"title":["Fully-Standard-Cell-Based Synthesizable Charge-Redistribution SAR ADCs and P&R-Based Layout Automation Framework"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0922-9755","authenticated-orcid":false,"given":"Shuowei","family":"Li","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, School of Engineering, The University of Tokyo, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3746-8320","authenticated-orcid":false,"given":"Ckristian","family":"Duran","sequence":"additional","affiliation":[{"name":"Systems Design Laboratory, School of Engineering, The University of Tokyo, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ritaro","family":"Takenaka","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, School of Engineering, The University of Tokyo, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1512-4714","authenticated-orcid":false,"given":"Tetsuya","family":"Iizuka","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, School of Engineering, The University of Tokyo, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2158490"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/EBCCSP.2016.7605279"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310213"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1587\/elex.11.20140875"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870307"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ElConRus51938.2021.9396574"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2014.6834903"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2015.7063021"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348311"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.2967744"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8644879"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2021.153958"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3009454"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2871039"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3213778"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/newcas.2016.7604791"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401702"},{"key":"ref18","first-page":"266","article-title":"Digitally synthesized stochastic flash ADC using only standard digital cells","volume-title":"Symp. VLSI Circuits-Dig. Tech. Papers","author":"Weaver"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268571"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2415231"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162800"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2915365"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2865404"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2822811"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3170325"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2986949"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea12040064"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS44328.2019.8961218"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3122027"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-024-02963-0"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/ICS.2024.3482310"},{"key":"ref32","first-page":"1","article-title":"INVITED: ALIGN\u2014Open-source analog layout automation from the ground up","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Kunal"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942060"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691100"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357061"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2024.3469109"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.35848\/1347-4065\/ac6406"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2007.373386"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2909032"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2628"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2797987"},{"key":"ref42","volume-title":"Genus Synthesis Solution","year":"2025"},{"key":"ref43","volume-title":"Innovus Implementation System","year":"2025"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/11002493.pdf?arnumber=11002493","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,19]],"date-time":"2025-05-19T13:58:18Z","timestamp":1747663098000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11002493\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/access.2025.3569273","relation":{"has-preprint":[{"id-type":"doi","id":"10.36227\/techrxiv.174611367.71403940\/v1","asserted-by":"object"}]},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]}}}