{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T20:52:44Z","timestamp":1768683164043,"version":"3.49.0"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"NetZeRoCities Competence Center, funded by European Union\u2013NextGenerationEU and Romanian Government, under the National Recovery and Resilience Plan for Romania","award":["760007\/30.12.2022"],"award-info":[{"award-number":["760007\/30.12.2022"]}]},{"name":"Romanian Ministry of Research, Innovation and Digitalisation through the specific research project P2-Sustainable energy & environments"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2025.3579294","type":"journal-article","created":{"date-parts":[[2025,6,12]],"date-time":"2025-06-12T17:43:34Z","timestamp":1749750214000},"page":"103019-103032","source":"Crossref","is-referenced-by-count":1,"title":["System Verification and FPGA Implementation of Hardware Preemptive Scheduler for RISC-V Processor"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1322-4516","authenticated-orcid":false,"given":"Ionel","family":"Zagan","sequence":"first","affiliation":[{"name":"PDADMCPI Laboratory, MANSiD Research Center, Stefan cel Mare University of Suceava, Suceava, Romania"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9899-5111","authenticated-orcid":false,"given":"Vasile Gheorghi\u0163\u0103","family":"G\u0103itan","sequence":"additional","affiliation":[{"name":"PDADMCPI Laboratory, MANSiD Research Center, Stefan cel Mare University of Suceava, Suceava, Romania"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/access.2021.3108912"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/dac.2007.375165"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3029858"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2346542"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/eit.2012.6220705"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2013.03.016"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/access.2024.3373902"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/rtas54340.2022.00015"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/rtss52674.2021.00043"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3124761"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3063238"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2016.59"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715190"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3024851"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.43"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IAEAC50856.2021.9390787"},{"key":"ref17","volume-title":"Xilinx, MicroBlaze Soft Processor Core","year":"2021"},{"key":"ref18","volume-title":"System-on-chip design with arm cortex-m processors","author":"Yiu","year":"2019"},{"key":"ref19","volume-title":"EXtensible Utah Multicore (XUM) Project","author":"Ayers","year":"2014"},{"key":"ref20","volume-title":"RPU","year":"2024"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2007.4415577"},{"key":"ref22","volume-title":"PicoRV32 A Size-optimized RISC-V CPU","year":"2024"},{"key":"ref23","volume-title":"NEORV32 Processor","year":"2024"},{"key":"ref24","volume-title":"DarkRISCV","year":"2024"},{"key":"ref25","volume-title":"UE RISC-V","year":"2024"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/access.2023.3266150"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICACTE.2010.5579295"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2008.4631078"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.4230\/LIPIcs.ECRTS.2021.1"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2023.3323781"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358271"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2021.3127354"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/tpds.2019.2952136"},{"key":"ref34","first-page":"1","article-title":"A configurable hardware scheduler for real-time systems","volume-title":"Proc. Int. Conf. Eng. Reconfigurable Syst. Algorithms","author":"Kuacharoen"},{"key":"ref35","volume-title":"BiRISC-V","year":"2025"},{"key":"ref36","volume-title":"URV Core","year":"2025"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/11031416.pdf?arnumber=11031416","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:40:16Z","timestamp":1750268416000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11031416\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/access.2025.3579294","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]}}}