{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T04:02:28Z","timestamp":1751601748027,"version":"3.41.0"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2025.3583201","type":"journal-article","created":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T18:24:23Z","timestamp":1750875863000},"page":"111249-111259","source":"Crossref","is-referenced-by-count":0,"title":["Architectural Exploration and Performance Enhancement of the CVA6 RISC-V Core Using the Gem5 Simulation Framework"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4666-0277","authenticated-orcid":false,"given":"Umer","family":"Shahid","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, University of Engineering and Technology, Lahore, Pakistan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4126-2002","authenticated-orcid":false,"given":"Muhammad","family":"Tahir","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of Engineering and Technology, Lahore, Pakistan"}]},{"given":"Bilal","family":"Zafar","sequence":"additional","affiliation":[{"name":"10xEngineers, Lahore, Pakistan"}]},{"given":"Ayesha","family":"Ahmad","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of Engineering and Technology, Lahore, Pakistan"}]},{"given":"Shanzay","family":"Wasim","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of Engineering and Technology, Lahore, Pakistan"}]},{"given":"Bisal","family":"Saeed","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, University of Engineering and Technology, Lahore, Pakistan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2013.7478332"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2019.2926114"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3457388.3458657"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3302837"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3587135.3591439"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ispass61541.2024.00037"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3292500.3330701"},{"key":"ref9","first-page":"1","article-title":"RISC-V offers simple, modular ISA","author":"Kanter","year":"2016"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/meco.2019.8760205"},{"issue":"10","key":"ref11","doi-asserted-by":"crossref","first-page":"2700","DOI":"10.1109\/TVLSI.2017.2654506","article-title":"Near-threshold RISC-V core with DSP extensions for scalable IoT endpoint devices","volume":"25","author":"Gautschi","year":"2017","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"article-title":"RISC-V: High performance embedded SweRV core microarchitecture, performance and CHIPS alliance","year":"2019","author":"Marena","key":"ref12"},{"key":"ref13","article-title":"Towards accurate performance modeling of RISC-V designs","author":"Chatzopoulos","year":"2021","journal-title":"arXiv:2106.09991"},{"key":"ref14","article-title":"A RISC-V simulator and benchmark suite for designing and evaluating vector architectures","author":"Lazo","year":"2021","journal-title":"arXiv:2111.01949"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/dsd51259.2020.00045"},{"key":"ref16","article-title":"A survey on RISC-V security: Hardware and architecture","author":"Lu","year":"2021","journal-title":"arXiv:2107.04175"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/fdl50818.2020.9232940"},{"volume-title":"QEMU","key":"ref18"},{"key":"ref19","first-page":"1","article-title":"A scalable platform for QEMU based fault effect analysis for RISC-V hardware architectures","volume-title":"Proc. Methods Description Lang. Model. Verification Circuits Syst. (MBMV)","author":"Adelt"},{"key":"ref20","first-page":"1","article-title":"Enabling design space exploration of risc-v accelerator-rich computing systems on gem5","volume-title":"Proc. RISC-V Summit Eur.","author":"Chatzopoulos"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/samos.2014.6893220"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/iceee2.2018.8391354"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2022.104599"},{"key":"ref24","first-page":"707","article-title":"Memory hierarchy calibration based on real hardware in-order cores for accurate simulation","volume-title":"Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)","author":"Huppert"},{"key":"ref25","first-page":"17","article-title":"Performance evaluation of Intel and AMD memory hierarchies using a simulation-driven approach with Gem5","volume-title":"Proc. Anais Estendidos do XXIV Simp\u00f3sio em Sistemas Computacionais de Alto Desempenho (SSCAD Estendido)","author":"Vieira"},{"article-title":"Creating a PCI express interconnect in the gem5 simulator","year":"2018","author":"Srinivasan","key":"ref26"},{"key":"ref27","first-page":"1","article-title":"MUG5: Modeling of universal chiplet interconnect express (UCIe) standard based on gem5","volume-title":"Proc. IEEE 15th Int. Conf. ASIC (ASICON)","author":"Li"},{"issue":"1","key":"ref28","article-title":"A study on impacts of hardware changes on performance of different multithreading libraries based on Gem5","volume-title":"J. Phys., Conf. Ser.","volume":"2646","author":"Gu"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3623652.3623674"},{"volume-title":"CVA6 RISC-V Core","key":"ref30"},{"volume-title":"CVA6 Requirement Specification\u2014CVA6 Documentation","key":"ref31"},{"volume-title":"AXI4 Interface Protocol","key":"ref32"},{"volume-title":"OpenPiton: An Open Source Manycore Research Framework","key":"ref33"},{"key":"ref34","article-title":"CVA6 RISC-V virtualization: Architecture, microarchitecture, and design space exploration","author":"Costa","year":"2023","journal-title":"arXiv:2302.02969"},{"journal-title":"Performance Modeling of CVA6 With Cycle-Based Simulation","year":"2023","author":"Allart","key":"ref35"},{"article-title":"A gem5-based CVA6 framework for microarchitectural pathfinding","volume-title":"RISC-V Summit Eur","author":"Ravenel","key":"ref36"},{"volume-title":"Vivado Design Suite: User Guide","year":"2019","key":"ref37"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2006.82"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-014-1375-7"},{"article-title":"Simulating multi-core RISC-V systems in gem5","volume-title":"2nd Workshop Comput. Archit. Res. RISC-V","author":"Ta","key":"ref41"},{"volume-title":"Shakti Core-model-gem5 GitLab","key":"ref42"},{"key":"ref43","first-page":"245","article-title":"ISA-independent workload characterization and its implications for specialized architectures","volume-title":"Proc. IEEE Int. Symp. Perform. Anal. Syst. Softw. (ISPASS)","author":"Shao"},{"key":"ref44","first-page":"1","article-title":"Enabling reproducible and agile full-system simulation","volume-title":"Proc. IEEE Int. Symp. Workload Characterization (IISWC)","author":"Saidi"},{"volume-title":"MiBench","key":"ref45"},{"key":"ref46","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","volume-title":"Proc. 4th IEEE Int. Workshop Workload Characterization","author":"Guthaus"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589049"},{"volume-title":"Cv64a6_imafdc_sv39_config_pkg.sv","year":"2023","key":"ref48"},{"volume-title":"Improving Effectiveness and Productivity of Microprocessor Verification","year":"2022","author":"Kabylkas","key":"ref49"},{"volume-title":"OpenHW Group","year":"2023","key":"ref50"},{"volume-title":"RISC-V Foundation","key":"ref51"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.166"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1016\/s1874-6942(98)80003-5"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/11050389.pdf?arnumber=11050389","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T05:14:41Z","timestamp":1751519681000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11050389\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":53,"URL":"https:\/\/doi.org\/10.1109\/access.2025.3583201","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2025]]}}}