{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T09:14:21Z","timestamp":1772010861322,"version":"3.50.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Intel, Noviflow, Kaloom, Prompt Quebec","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2025.3589353","type":"journal-article","created":{"date-parts":[[2025,7,15]],"date-time":"2025-07-15T17:43:25Z","timestamp":1752601405000},"page":"124138-124157","source":"Crossref","is-referenced-by-count":1,"title":["P4Muse: Enabling Modular P4 Programming via Compiler-Managed Code Merging Without Syntax Modifications"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-8102-485X","authenticated-orcid":false,"given":"Mohsen","family":"Rahmati","sequence":"first","affiliation":[{"name":"Department of Computer and Software Engineering, Polytechnique Montréal, Montreal, QC, Canada"}]},{"given":"Fran\u00e7ois-Raymond","family":"Boyer","sequence":"additional","affiliation":[{"name":"Department of Computer and Software Engineering, Polytechnique Montréal, Montreal, QC, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-5074-3473","authenticated-orcid":false,"given":"Bill","family":"Pontikakis","sequence":"additional","affiliation":[{"name":"Department of Computer and Software Engineering, Polytechnique Montréal, Montreal, QC, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7707-0483","authenticated-orcid":false,"given":"Jean","family":"Pierre David","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Polytechnique Montréal, Montreal, QC, Canada"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3404-9959","authenticated-orcid":false,"given":"Yvon","family":"Savaria","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Polytechnique Montréal, Montreal, QC, Canada"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jnca.2022.103561"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1355734.1355746"},{"key":"ref3","volume-title":"Open Networking Foundation. OpenFlow Switch Specifications Version 1.5.1","year":"2025"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2656877.2656890"},{"key":"ref5","volume-title":"P4 16 Language Specification 2023. P416 Language Specification. Version 1.2.4","year":"2023"},{"key":"ref6","volume-title":"GitHub: NPL-Spec","year":"2021"},{"key":"ref7","volume-title":"The P4 Language Consortium","year":"2013"},{"key":"ref8","volume-title":"Internet Engineering Task Force (IETF)","year":"2020"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2019.8901893"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3482898.3483353"},{"key":"ref11","volume-title":"MNK Lans and Consulting","year":"2021"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3387514.3405872"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3387514.3405879"},{"key":"ref14","volume-title":"The P4 Language Consortium","year":"2019"},{"key":"ref15","volume-title":"P4 Language Consortium. P4 Tutorials","year":"2025"},{"key":"ref16","volume-title":"Open Networking Lab. The Next-Gen SDN Tutorial","year":"2025"},{"key":"ref17","volume-title":"Behavioral Model (BMV2)","year":"2022"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3123878.3132000"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3426744.3431330"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/CNSM52442.2021.9615508"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3472716.3472856"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/OJCOMS.2020.2990182"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2999572.2999607"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCN.2017.8038396"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2019.2894308"},{"key":"ref26","volume-title":"P4Bricks: Enabling Multiprocessing Using Linker-Based Network Data Plane Architecture","author":"Soni","year":"2018"},{"key":"ref27","first-page":"98","article-title":"P4 Visor: Lightweight virtualization and composition primitives for building and testing modular programs","volume-title":"Proc. 14th Int. Conf. Emerg. Netw. Exp. Technol.","author":"Zheng"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2019.2953031"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2020.2986693"},{"key":"ref30","volume-title":"The P4 High-Level Intermediate Representation (P4-HLIR)","year":"2019"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/NOMS47738.2020.9110355"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.001.2000904"},{"key":"ref33","first-page":"193","article-title":"Modular switch programming under resource constraints","volume-title":"Proc. USENIX NSDI","author":"Hogan"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2950446"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IPCCC50635.2020.9391530"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TSC.2023.3242072"},{"key":"ref37","first-page":"477","article-title":"Sirius: Composing network function chains into P4-capable edge gateways","volume-title":"Proc. 21st USENIX Symp. Networked Syst. Design Implement.","author":"Gao"},{"key":"ref38","first-page":"1289","article-title":"Isolation mechanisms for high-speed packet-processing pipelines","volume-title":"Proc. 19th USENIX Symp. Networked Syst. Design Implement.","author":"Wang"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3484266.3487367"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3484266.3487377"},{"key":"ref41","first-page":"651","article-title":"Runtime programmable switches","volume-title":"Proc. USENIX Symp. Networked Syst. Des. Implement. (NSDI)","author":"Xing"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3603269.3604882"},{"key":"ref43","volume-title":"Internet Assigned Numbers Authority (IANA). Protocol Numbers","year":"2025"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/11080440.pdf?arnumber=11080440","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,26]],"date-time":"2025-07-26T06:31:48Z","timestamp":1753511508000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11080440\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/access.2025.3589353","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]}}}