{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T21:35:59Z","timestamp":1771536959133,"version":"3.50.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100012389","name":"National Institute of Information and Communications Technology","doi-asserted-by":"publisher","award":["JPJ012368C00801"],"award-info":[{"award-number":["JPJ012368C00801"]}],"id":[{"id":"10.13039\/501100012389","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100009105","name":"Ministry of Internal Affairs and Communications","doi-asserted-by":"crossref","award":["JPJ000254"],"award-info":[{"award-number":["JPJ000254"]}],"id":[{"id":"10.13039\/501100009105","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100028802","name":"Society of Transnational Academic Researchers Scholars Network","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100028802","id-type":"DOI","asserted-by":"publisher"}]},{"name":"VLSI Design and Education Center, Univerisity of Tokyo (VDEC) in collaboration with Cadence Design Systems Inc., Mentor Graphics Inc., and Keysight Technologies Japan Ltd"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2025.3596595","type":"journal-article","created":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:17:06Z","timestamp":1755627426000},"page":"146104-146115","source":"Crossref","is-referenced-by-count":0,"title":["NLJM: A Simplified Jitter Model of Digital Standard Cells for Rapid Automatic Design of Frequency Synthesizers"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6071-2075","authenticated-orcid":false,"given":"H\u00f3ngy\u00e8","family":"Hu\u00e1ng","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Okada Laboratory, Institute of Science Tokyo, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5529-8217","authenticated-orcid":false,"given":"Ashbir","family":"Aviat Fadila","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Okada Laboratory, Institute of Science Tokyo, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4691-2147","authenticated-orcid":false,"given":"Dingxin","family":"Xu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Okada Laboratory, Institute of Science Tokyo, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5653-9983","authenticated-orcid":false,"given":"Waleed","family":"Madany","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Okada Laboratory, Institute of Science Tokyo, Tokyo, Japan"}]},{"given":"Wenqian","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Okada Laboratory, Institute of Science Tokyo, Tokyo, Japan"}]},{"given":"Zezheng","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Okada Laboratory, Institute of Science Tokyo, Tokyo, Japan"}]},{"given":"Yuang","family":"Xiong","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Okada Laboratory, Institute of Science Tokyo, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-1190-9905","authenticated-orcid":false,"given":"Tianshi","family":"Hu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Okada Laboratory, Institute of Science Tokyo, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3535-2407","authenticated-orcid":false,"given":"Bangan","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Okada Laboratory, Institute of Science Tokyo, Tokyo, Japan"}]},{"given":"Yuncheng","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Okada Laboratory, Institute of Science Tokyo, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8172-4323","authenticated-orcid":false,"given":"Atsushi","family":"Shirane","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Okada Laboratory, Institute of Science Tokyo, Tokyo, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1082-7672","authenticated-orcid":false,"given":"Kenichi","family":"Okada","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Okada Laboratory, Institute of Science Tokyo, Tokyo, Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206308"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826333"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/vdat.2008.4542400"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2112232"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757428"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348311"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2015.7063021"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598276"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2494365"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870305"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870307"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310214"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2827880"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357041"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2876464"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2019.2910470"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062939"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.2967744"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3035373"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3021279"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC53895.2021.9634799"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3187010"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3236640"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2024.3352736"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2025.3547366"},{"key":"ref26","article-title":"Closing the analog design loop with the Berkeley analog generator","author":"Werblun","year":"2019"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SOC46417.2020.9344104"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3655903"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942062"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2025.3573228"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.409188"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/4.585289"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/4.766813"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2004.1320595"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref36","volume-title":"Characterization and Modeling of Digital Circuits","author":"Sharma","year":"2018"},{"key":"ref37","volume-title":"Comparing NLDM and CCS Delay Models","year":"2025"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/SIECPC.2011.5876976"},{"key":"ref39","volume-title":"Predicting the Phase Noise and Jitter of PLL-based Frequency Synthesizers","author":"Kundert","year":"2025"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/11129198.pdf?arnumber=11129198","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T20:59:23Z","timestamp":1771534763000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11129198\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/access.2025.3596595","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]}}}