{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T16:27:22Z","timestamp":1758040042170,"version":"3.44.0"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100019906","name":"Infineon Technologies AG Austria","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100019906","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004830","name":"Siemens AG","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004830","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2025.3602232","type":"journal-article","created":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T20:47:29Z","timestamp":1756154849000},"page":"150258-150274","source":"Crossref","is-referenced-by-count":0,"title":["Automated Hardware Design Methodology for Digital Filters With High-Level Synthesis"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-3478-2139","authenticated-orcid":false,"given":"Shehryar","family":"Akbar","sequence":"first","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9762-6522","authenticated-orcid":false,"given":"Luciano","family":"Lavagno","sequence":"additional","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0884-5158","authenticated-orcid":false,"given":"Mihai T.","family":"Lazarescu","sequence":"additional","affiliation":[{"name":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"}]},{"given":"Davide","family":"Mariz","sequence":"additional","affiliation":[{"name":"Infineon Technologies, Villach, Austria"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834439"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2013.6727109"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075913"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2544850"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2014.6838614"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3530775"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2025.3540320"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/5.52214"},{"volume-title":"Chips&Media: Design and Verification of Deep Learning Object Detection IP","year":"2025","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1994.519190"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICEMI.2015.7494386"},{"volume-title":"Automatic generation of hardware FIR filters from a frequency domain specification","year":"2017","author":"Filip","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2006.342296"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.838253"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742903"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082747"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/EuCAP53622.2022.9768937"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2013.6732298"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2018.8442100"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3649153.3649209"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3494534"},{"volume-title":"Digital Signal Processing: Fundamentals and Applications","year":"2018","author":"Tan","key":"ref23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.5772\/2557"},{"volume-title":"Digital Signal Processing: A Computer-Based Approach","year":"2001","author":"Mitra","key":"ref26"},{"volume-title":"Multirate Systems and Filter Banks","year":"2006","author":"Vaidyanathan","key":"ref27"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1976.1162788"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/5.52200"},{"volume-title":"High-Level Synthesis: Blue Book","year":"2010","author":"Fingeroff","key":"ref30"},{"key":"ref31","article-title":"VLSI implementation of cascaded integrator comb filters for DSP applications","author":"Teymourzadeh","year":"2018","journal-title":"arXiv:1808.09369"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1981.1163535"},{"volume-title":"Understanding Digital Signal Processing, 3\/E","year":"1997","author":"Lyons","key":"ref33"},{"volume-title":"Discrete-Time Signal Processing","year":"1999","author":"Oppenheim","key":"ref34"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2010.936040"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-021-01749-y"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2007.4449508"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ElConRusNW.2014.6839211"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/WICOM.2010.5600615"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1201\/9781003338888"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-022-01993-w"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1049\/el.2015.3333"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.3782"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1049\/el:20046387"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TELFOR.2012.6419318"},{"key":"ref46","first-page":"161","article-title":"Efficient digital frequency down converter structure using CIC filters and interpolated fourth-order polynomials","volume-title":"Proc. Int. Conf. Secur. Cryptogr.","volume":"2","author":"Jang"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISCIT.2005.1566855"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/11135493.pdf?arnumber=11135493","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T05:06:58Z","timestamp":1757567218000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11135493\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":47,"URL":"https:\/\/doi.org\/10.1109\/access.2025.3602232","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2025]]}}}