{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,20]],"date-time":"2025-09-20T05:46:04Z","timestamp":1758347164365,"version":"3.44.0"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2025.3605892","type":"journal-article","created":{"date-parts":[[2025,9,4]],"date-time":"2025-09-04T18:22:51Z","timestamp":1757010171000},"page":"160136-160148","source":"Crossref","is-referenced-by-count":0,"title":["Fully Integrated Two-Phase Dual Rails Charge Pump Design in Gate-All-Around (GAA) Ribbon FET Process Technology"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-5645-6231","authenticated-orcid":false,"given":"Huanhuan","family":"Zhang","sequence":"first","affiliation":[{"name":"Intel Corporation, Boxborough, MA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3712-9345","authenticated-orcid":false,"given":"Keng","family":"Chen","sequence":"additional","affiliation":[{"name":"Intel Corporation, Boxborough, MA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-5260-1353","authenticated-orcid":false,"given":"Arvind","family":"Raghavan","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Yura","family":"Kocharyan","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}]},{"given":"Sivaraman","family":"Masilamani","sequence":"additional","affiliation":[{"name":"Intel Corporation, Atlanta, GA, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731107"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2010.2044710"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821547"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185208"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413882"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref7","first-page":"257","article-title":"A 130nm generation logic technology featuring 70nm transistor, dual Vt transistors and 6 layers of Cu interconnects","volume-title":"Proc. IEDM Tech. Dig.","author":"Tyagi"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.701227"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2004.843013"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/icta56932.2022.9963126"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2946218"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3374668"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8050480"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2017.8292004"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3342039"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2927117"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2014.7004703"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2880217"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3175985"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042253"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2619693"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2822823"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2897046"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2893943"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2771814"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-020-01568-5"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6528\/ac8883"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3399097"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM58488.2024.10511879"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631463"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2021.153773"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-020-01763-1"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2019.2903480"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-025-02288-4"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/11151159.pdf?arnumber=11151159","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,19]],"date-time":"2025-09-19T04:47:32Z","timestamp":1758257252000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11151159\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/access.2025.3605892","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2025]]}}}