{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T08:34:15Z","timestamp":1769762055061,"version":"3.49.0"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2025.3610615","type":"journal-article","created":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T17:35:04Z","timestamp":1758044104000},"page":"162533-162551","source":"Crossref","is-referenced-by-count":7,"title":["Hierarchical Deep Reinforcement Learning for Multi-Objective Integrated Circuit Physical Layout Optimization With Congestion-Aware Reward Shaping"],"prefix":"10.1109","volume":"13","author":[{"given":"Haijian","family":"Zhang","sequence":"first","affiliation":[{"name":"Southeast University, Nanjing, China"}]},{"given":"Yao","family":"Ge","sequence":"additional","affiliation":[{"name":"University of Miami, Coral Gables, FL, USA"}]},{"given":"Xiuyuan","family":"Zhao","sequence":"additional","affiliation":[{"name":"Stevens Institute of Technology, Hoboken, NJ, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-7957-777X","authenticated-orcid":false,"given":"Jiyuan","family":"Wang","sequence":"additional","affiliation":[{"name":"Duke University, Durham, NC, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03544-w"},{"key":"ref2","first-page":"1","article-title":"DREAMPlace: Deep learning toolkit-enabled GPU acceleration for modern VLSI placement","volume-title":"Proc. 56th Annu. Design Autom. Conf.","author":"Lu"},{"key":"ref3","first-page":"27520","article-title":"MaskPlace: Fast chip placement via reinforced visual representation learning","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"35","author":"Lai"},{"issue":"11","key":"ref4","first-page":"4637","article-title":"VLSI placement parameter optimization using deep reinforcement learning","volume":"41","author":"Agnesina","year":"2020","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643589"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697730"},{"key":"ref7","first-page":"6","article-title":"VLSI placement optimization using graph neural networks","volume-title":"Proc. 34th Adv. Neural Inf. Process. Syst. (NeurIPS) Workshop ML Syst.","author":"Lu"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD52597.2021.9531070"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3543853"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715126"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920342"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3626184.3633314"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3216752"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3451179"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.33079\/jomm.19020401"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2025.04.323"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISEDA62518.2024.10617489"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/UEMCON62879.2024.10754775"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED60706.2024.10528675"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TAI.2022.3198930"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.3390\/electronics12020337"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1115\/1.1561042"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3193647"},{"key":"ref24","first-page":"1","article-title":"Improving timing & power trade-off in post-place optimization using multi-agent reinforcement learning","volume-title":"Proc. 43rd IEEE\/ACM Int. Conf. Computer-Aided Design","author":"Seo"},{"key":"ref25","article-title":"Flexible multiple-objective reinforcement learning for chip placement","author":"Chang","year":"2022","journal-title":"arXiv:2204.06407"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3626184.3639780"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3233019"},{"key":"ref28","article-title":"Constraint-aware, scalable, and efficient algorithms for multi-chip power module layout optimization","author":"Al Razi","year":"2022"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.24963\/ijcai.2020\/671"},{"key":"ref30","first-page":"1","article-title":"Data-efficient hierarchical reinforcement learning","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Nachum"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1466063"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770720"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.patrec.2024.02.002"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.027"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/0009-2509(92)80272-E"},{"key":"ref36","first-page":"1","article-title":"Preference-aware constrained multi-objective Bayesian optimization for analog circuit design","volume-title":"Proc. Adv. Neural Inf. Process. Syst. Workshop ML Syst.","author":"Ahmadianshalchi"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/s40747-016-0027-3"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3453160"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3398268"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2022.108505"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICSTEM61137.2024.10561035"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2011.2180533"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/11165284.pdf?arnumber=11165284","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T12:33:29Z","timestamp":1759235609000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11165284\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/access.2025.3610615","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]}}}