{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:16:18Z","timestamp":1772568978350,"version":"3.50.1"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000185","name":"Air Force Research Laboratory (AFRL) and Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["FA8650-18-2-7860"],"award-info":[{"award-number":["FA8650-18-2-7860"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2025.3633942","type":"journal-article","created":{"date-parts":[[2025,11,17]],"date-time":"2025-11-17T18:42:17Z","timestamp":1763404937000},"page":"196415-196432","source":"Crossref","is-referenced-by-count":1,"title":["Compilation Framework for Dynamically Reconfigurable Array Architectures"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8160-6367","authenticated-orcid":false,"given":"Anish","family":"Vipperla","sequence":"first","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-1613-8811","authenticated-orcid":false,"given":"Narayanan","family":"Murugan","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7982-8991","authenticated-orcid":false,"given":"Ali","family":"Akoglu","sequence":"additional","affiliation":[{"name":"The University of Arizona, Tucson, AZ, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9859-7778","authenticated-orcid":false,"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}]}],"member":"263","reference":[{"key":"ref1","first-page":"256","article-title":"Systolic arrays (for VLSI)","volume-title":"Proc. Sparse Matrix","volume":"1","author":"Kung"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/mc.1982.1653825"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/massp.1985.1163741"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439292"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3460776"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474145"},{"key":"ref8","first-page":"1","article-title":"SuSy: A programming model for productive construction of high-performance systolic arrays on FPGAs","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Lai"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2979965"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.12"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3438758"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830330"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEEECONF56349.2022.10052029"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/mdat.2025.3594311"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323910"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3695880"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00070"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP52443.2021.00029"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995277"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW63119.2024.00124"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP49362.2020.00010"},{"issue":"4","key":"ref27","first-page":"1","article-title":"CCF: A CGRA compilation framework","volume":"17","author":"Dave","year":"2018","journal-title":"ACM Trans. Embedded Comput. Syst."},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465892"},{"key":"ref29","first-page":"166","article-title":"Edge-centric modulo scheduling for coarse-grained reconfigurable architectures","volume-title":"Proc. Int. Conf. Parallel Architectures Compilation Techn. (PACT)","author":"Park"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2020.2989149"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3022015"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176778"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253623"},{"key":"ref34","volume-title":"Advanced Compiler Design and Implementation","author":"Muchnick","year":"1998"},{"key":"ref35","volume-title":"Compilers: Principles, Techniques, and Tools","author":"Sethi","year":"1985"},{"key":"ref36","volume-title":"Computer Architecture: Fundamentals and Principles of Computer Design","author":"Dumas","year":"2006"},{"key":"ref37","volume-title":"Computer Architecture a Quantitative Approach","author":"Hennessy","year":"2011"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/960116.54022"},{"key":"ref39","volume-title":"Computer Organization and Design, Fifth Edition: The Hardware\/Software Interface","author":"Patterson"},{"key":"ref40","volume-title":"Synopsys","year":"2024"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/11250981.pdf?arnumber=11250981","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T19:01:34Z","timestamp":1764010894000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11250981\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/access.2025.3633942","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]}}}