{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T18:42:01Z","timestamp":1765392121462,"version":"3.46.0"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100018996","name":"Hellenic Academic Libraries Link","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100018996","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2025]]},"DOI":"10.1109\/access.2025.3639651","type":"journal-article","created":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T18:43:34Z","timestamp":1764787414000},"page":"205753-205763","source":"Crossref","is-referenced-by-count":0,"title":["Efficient Majority Logic Parallel-Prefix Adder Design"],"prefix":"10.1109","volume":"13","author":[{"given":"Constantinos","family":"Efstathiou","sequence":"first","affiliation":[{"name":"Department of Computer Engineering and Informatics, University of West Attica, Athens, Greece"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8574-8469","authenticated-orcid":false,"given":"Ioannis","family":"Kouretas","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Patras, Patras, Greece"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1851-8775","authenticated-orcid":false,"given":"Paris","family":"Kitsos","sequence":"additional","affiliation":[{"name":"3Department of Electrical and Computer Engineering, University of Peloponnese, Patras, Greece"}]},{"given":"George","family":"Theodoridis","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Patras, Patras, Greece"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2007.02.004"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/4\/1\/004"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1063\/1.356375"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/jproc.2011.2167489"},{"issue":"3","key":"ref5","doi-asserted-by":"crossref","first-page":"28","DOI":"10.3390\/jlpea10030028","article-title":"Rediscovering majority logic in the post-CMOS era: A perspective from in-memory computing","volume":"10","author":"Reuben","year":"2020","journal-title":"J. Low Power Electron. Appl."},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2020.2997369"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/mspec.2015.7226612"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1021\/nl4016107"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/mnl.2016.0535"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-017-17954-2"},{"issue":"271","key":"ref11","first-page":"39","article-title":"Single-electron majority logic circuits","volume-title":"IEICE Tech. report. Electron devices","volume":"97","author":"Iwamura","year":"1997"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tnano.2003.808507"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/icm.2000.884828"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2007.900683"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2020.106562"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tnano.2023.3326199"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1201\/9781315275567"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/tnano.2011.2158006"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2012.2213356"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2013.2261831"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/tmag.2016.2540600"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/arith.2016.14"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.04.005"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2017.2696524"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/tsusc.2018.2811181"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3210252"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614488"},{"key":"ref28","article-title":"Linear decomposition of the majority Boolean function using the ones on smaller variables","author":"Chattopadhyay","year":"2025","journal-title":"arXiv:2504.03262"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1039\/d4mh01196a"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2021.103832"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/322217.322232"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/nano.2003.1231818"},{"volume-title":"Binary Adder Architectures for Cell-based VLSI and Their Synthesis","year":"1997","author":"Zimmermann","key":"ref34"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/10820123\/11275703.pdf?arnumber=11275703","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T18:34:37Z","timestamp":1765391677000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11275703\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/access.2025.3639651","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2025]]}}}