{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T07:40:50Z","timestamp":1768635650271,"version":"3.49.0"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"SPARC Scheme (Scheme for Promotion of Academic and Research Collaboration), Ministry of Human Resource Development (HRD), Government of India","award":["SPARC\/2019-2020\/P2021\/SL"],"award-info":[{"award-number":["SPARC\/2019-2020\/P2021\/SL"]}]},{"name":"Birla Institute of Technology and Science (BITS), Pilani-Hyderabad Campus"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/access.2026.3650973","type":"journal-article","created":{"date-parts":[[2026,1,5]],"date-time":"2026-01-05T18:39:33Z","timestamp":1767638373000},"page":"5746-5763","source":"Crossref","is-referenced-by-count":0,"title":["Scalable Network-on-Chip Design for FPGA Implementation"],"prefix":"10.1109","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-4637-2212","authenticated-orcid":false,"given":"Mekala Bindu","family":"Bhargavi","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science-Pilani, Hyderabad Campus, Hyderabad, Telangana, India"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-1000-0711","authenticated-orcid":false,"given":"Sai","family":"Siddharth Rokkam","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science-Pilani, Hyderabad Campus, Hyderabad, Telangana, India"}]},{"given":"Vattipelli","family":"Srinath","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science-Pilani, Hyderabad Campus, Hyderabad, Telangana, India"}]},{"given":"Sri","family":"Parameswaran","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Sydney, Sydney, NSW, Australia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2276-1698","authenticated-orcid":false,"given":"J.","family":"Soumya","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronics Engineering, Birla Institute of Technology and Science-Pilani, Hyderabad Campus, Hyderabad, Telangana, India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref2","volume-title":"Network on Chip Routing Algorithms","author":"Rantala","year":"2006"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.879797"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref5","first-page":"684","article-title":"Route packets, not wires: On-chip interconnection networks","volume-title":"Proc. 38th Design Autom. Conf.","author":"Dally"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01755-1"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660031"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/icpp.1999.797388"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3168992"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT63601.2024.10705744"},{"key":"ref11","article-title":"Network on chip: An architecture for billion transistor era","volume-title":"Proc. IEEE NorChip Conf.","author":"Hemani"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261011"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2008.31"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.05.012"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2017.7974907"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174247"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DISCOVER47552.2019.9008005"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3510381"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3182500"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3066537"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2623619"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3583781.3590257"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.3390\/mi14101913"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3665283.3665297"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10992922"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC65240.2025.00013"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/NoCArc57472.2022.9911299"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/icvd.2004.1261011"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925775"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2015.7493139"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.4304\/jcp.9.3.519-528"},{"key":"ref32","volume-title":"Vivado Design Suite User Guide: Designing With IP (UG896)","year":"2023"},{"key":"ref33","volume-title":"Virtex-7 Fpga Vc707 Evaluation Kit","year":"2026"},{"key":"ref34","volume-title":"Virtual Input\/Output (VIO)","year":"2026"},{"key":"ref35","volume-title":"Integrated Logic Analyzer (ILA)","year":"2026"},{"issue":"2","key":"ref36","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3604932","article-title":"Topology and routing in high-performance interconnection networks: A survey","volume":"49","author":"Besta","year":"2016","journal-title":"ACM Comput. Surv. (CSUR)"},{"issue":"7","key":"ref37","first-page":"1954","article-title":"Power and performance trade-offs in network-on-chip architectures","volume":"25","author":"Rahmati","year":"2017","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"12","key":"ref38","first-page":"3604","article-title":"A comparative analysis of 2D mesh and torus NoC topologies for on-chip communication","volume":"27","author":"Mukherjee","year":"2016","journal-title":"IEEE Trans. Parallel Distrib. Syst."}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/11323511\/11328988.pdf?arnumber=11328988","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T20:51:11Z","timestamp":1768596671000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11328988\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/access.2026.3650973","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}