{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T08:47:32Z","timestamp":1768466852846,"version":"3.49.0"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Basic Research Program at the National Research University Higher School of Economics"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/access.2026.3651684","type":"journal-article","created":{"date-parts":[[2026,1,6]],"date-time":"2026-01-06T18:36:49Z","timestamp":1767724609000},"page":"4990-5001","source":"Crossref","is-referenced-by-count":0,"title":["Generation of Synthesizable Verilog Code From Natural Language Specifications"],"prefix":"10.1109","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-8105-1458","authenticated-orcid":false,"given":"Daniil S.","family":"Yashchenko","sequence":"first","affiliation":[{"name":"HSE University, Moscow, Russia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9410-9431","authenticated-orcid":false,"given":"Aleksandr Y.","family":"Romanov","sequence":"additional","affiliation":[{"name":"HSE University, Moscow, Russia"}]},{"given":"Artur A.","family":"Ziazetdinov","sequence":"additional","affiliation":[{"name":"HSE University, Moscow, Russia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9551-0748","authenticated-orcid":false,"given":"Dmitry V.","family":"Telpukhov","sequence":"additional","affiliation":[{"name":"AlphaChip LLC, Moscow, Russia"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0312-452X","authenticated-orcid":false,"given":"Roman A.","family":"Solovyev","sequence":"additional","affiliation":[{"name":"AlphaChip LLC, Moscow, Russia"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Evaluating large language models trained on code","author":"Chen","year":"2021","journal-title":"arXiv:2107.03374"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3115\/v1\/p15-2073"},{"key":"ref3","article-title":"CodeBLEU: A method for automatic evaluation of code synthesis","author":"Ren","year":"2020","journal-title":"arXiv:2009.10297"},{"key":"ref4","first-page":"1","article-title":"Measuring coding challenge competence with APPS","volume-title":"Proc. NeurIPS","author":"Hendrycks"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/iccad57390.2023.10323812"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD65511.2025.11189055"},{"key":"ref7","article-title":"Veritas: Deterministic verilog code synthesis from LLM-generated conjunctive normal form","author":"Roy","year":"2025","journal-title":"arXiv:2506.00005"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isqed65160.2025.11014391"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.3390\/sym16010127"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2024.3483089"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/isqed65160.2025.11014398"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICLAD65226.2025.00013"},{"key":"ref13","volume-title":"Yosys Open Synthesis Suite\u2014Open-Source Framework for Verilog RTL Synthesis","year":"2025"},{"key":"ref14","article-title":"Reflexion: Language agents with verbal reinforcement learning","author":"Shinn","year":"2023","journal-title":"arXiv:2303.11366"},{"key":"ref15","first-page":"14757","article-title":"CraftRTL: High-quality synthetic data generation for verilog code models with correct-by-construction non-textual representations and targeted code repair","volume-title":"Proc. 13th Int. Conf. Learn. Represent.","author":"Liu"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3643681"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10993072"},{"key":"ref18","article-title":"VeriMind: Agentic LLM for automated verilog generation with a novel evaluation metric","author":"Nadimi","year":"2025","journal-title":"arXiv:2503.16514"},{"key":"ref19","first-page":"40145","article-title":"BetterV: Controlled verilog generation with discriminative guidance","volume-title":"Proc. Mach. Learn. Res.","author":"Pei"},{"key":"ref20","article-title":"Insights from verification: Training a verilog generation LLM with reinforcement learning with testbench feedback","author":"Wang","year":"2025","journal-title":"arXiv:2504.15804"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1706.03762"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s10462-025-11236-4"},{"key":"ref23","article-title":"GPT-4 technical report","volume-title":"arXiv:2303.08774","author":"Achiam","year":"2023"},{"key":"ref24","article-title":"Extending llama-3\u2019s context ten-fold overnight","author":"Zhang","year":"2024","journal-title":"arXiv:2404.19553"},{"key":"ref25","article-title":"Mistral 7B","author":"Jiang","year":"2023","journal-title":"arXiv:2310.06825"},{"key":"ref26","volume-title":"IEEE Standard for SystemVerilog\u2013Unified Hardware Design, Specification, and Verification Language","year":"2024"},{"key":"ref27","volume-title":"Icarus Verilog: An Open-Source Verilog Compiler","author":"Wilton","year":"2025"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.5220\/0010066600280039"},{"key":"ref29","volume-title":"Intel High Level Synthesis Compiler Pro Edition: Getting Started Guide","year":"2023"},{"key":"ref30","volume-title":"HDLBits: Online Verilog Practice Platform","year":"2025"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691683"},{"key":"ref32","volume-title":"GPT-3.5-Turbo Model Documentation","year":"2025"},{"key":"ref33","article-title":"CodeGen: An open large language model for code with multi-turn program synthesis","author":"Nijkamp","year":"2022","journal-title":"arXiv:2203.13474"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3571730"},{"key":"ref35","article-title":"The llama 3 herd of models","author":"Grattafiori","year":"2024","journal-title":"arXiv:2407.21783"},{"key":"ref36","article-title":"Llama 2: Open foundation and fine-tuned chat models","author":"Touvron","year":"2023","journal-title":"arXiv:2307.09288"},{"key":"ref37","article-title":"QLoRA: Efficient finetuning of quantized LLMs","author":"Dettmers","year":"2023","journal-title":"arXiv:2305.14314"},{"key":"ref38","article-title":"LoftQ: LoRA-fine-tuning-aware quantization for large language models","author":"Li","year":"2023","journal-title":"arXiv:2310.08659"},{"key":"ref39","volume-title":"Unsloth: 2-5x Faster LLaMA Finetuning","year":"2025"},{"key":"ref40","article-title":"LoRA: Low-rank adaptation of large language models","author":"Hu","year":"2021","journal-title":"arXiv:2106.09685"},{"key":"ref41","volume-title":"Bitsandbytes: 8-Bit Optimizers and Quantization Library","author":"Dettmers","year":"2025"},{"key":"ref42","article-title":"Decoupled weight decay regularization","author":"Loshchilov","year":"2017","journal-title":"arXiv:1711.05101"},{"key":"ref43","article-title":"GPTQ: Accurate post-training quantization for generative pre-trained transformers","author":"Frantar","year":"2022","journal-title":"arXiv:2210.17323"},{"key":"ref44","article-title":"8-bit optimizers via block-wise quantization","author":"Dettmers","year":"2021","journal-title":"arXiv:2110.02861"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/3394486.3406703"},{"key":"ref46","article-title":"Program synthesis with large language models","author":"Austin","year":"2021","journal-title":"arXiv:2108.07732"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/3380446.3430634"},{"key":"ref48","article-title":"MAGE: A multi-agent engine for automated RTL code generation","author":"Zhao","year":"2024","journal-title":"arXiv:2412.07822"},{"key":"ref49","article-title":"CoopetitiveV: Leveraging LLM-powered coopetitive multi-agent prompting for high-quality verilog generation","author":"Mi","year":"2024","journal-title":"arXiv:2412.11014"},{"key":"ref50","volume-title":"Verilator\u2014The Fastest Verilog\/SystemVerilog Simulator","author":"Snyder","year":"2025"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.3103\/s0147688223030024"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/11323511\/11333303.pdf?arnumber=11333303","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T20:41:05Z","timestamp":1768423265000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11333303\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":51,"URL":"https:\/\/doi.org\/10.1109\/access.2026.3651684","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}