{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T19:50:30Z","timestamp":1769284230423,"version":"3.49.0"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/access.2026.3652855","type":"journal-article","created":{"date-parts":[[2026,1,12]],"date-time":"2026-01-12T22:02:28Z","timestamp":1768255348000},"page":"6820-6832","source":"Crossref","is-referenced-by-count":0,"title":["SAPHO\u2014Scalable-Architecture Processor for Hardware Optimization: An FPGA Customizable Implementation Approach"],"prefix":"10.1109","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7609-7943","authenticated-orcid":false,"given":"Eder Barboza","family":"Kapisch","sequence":"first","affiliation":[{"name":"Departamento de Enhenharia Elétrica, Universidade Federal de Juiz de Fora, Juiz de Fora, Minas Gerais, Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5623-8128","authenticated-orcid":false,"given":"Melissa Santos","family":"Aguiar","sequence":"additional","affiliation":[{"name":"Departamento de Enhenharia Elétrica, Universidade Federal de Juiz de Fora, Juiz de Fora, Minas Gerais, Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1792-6793","authenticated-orcid":false,"given":"Luciano Manh\u00e3es de Andrade","family":"Filho","sequence":"additional","affiliation":[{"name":"Departamento de Enhenharia Elétrica, Universidade Federal de Juiz de Fora, Juiz de Fora, Minas Gerais, Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6360-0033","authenticated-orcid":false,"given":"Leandro Rodrigues Manso","family":"Silva","sequence":"additional","affiliation":[{"name":"Departamento de Enhenharia Elétrica, Universidade Federal de Juiz de Fora, Juiz de Fora, Minas Gerais, Brazil"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s40313-024-01083-z"},{"key":"ref2","volume-title":"Digital Signal Processing: A Computer-Based Approach","author":"Mitra","year":"2001"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1002\/9781119113119","volume-title":"Discrete Wavelet Transform: A Signal Processing Approach","author":"Sundararajan","year":"2015"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/0471221546"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3017930"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2900235"},{"key":"ref7","volume-title":"Control System Design","author":"Goodwin","year":"2000"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2025.3579294"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3266150"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1080\/17445760.2024.2442001"},{"issue":"4","key":"ref11","doi-asserted-by":"crossref","first-page":"781","DOI":"10.3390\/electronics13040781","article-title":"Design and evaluation of open-source soft-core processors","volume":"13","author":"Gazziro","year":"2024","journal-title":"Electronics"},{"issue":"13","key":"ref12","first-page":"4693","article-title":"Refinement of a soft-core processor implementation on FPGA","volume":"103","author":"Chae","year":"2025","journal-title":"J. Theor. Appl. Inf. Technol."},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7717\/peerj-cs.1300"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2023.01.029"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2016.7843032"},{"key":"ref16","volume-title":"Microblaze Processor Reference Guide Embedded Development Kit Edk 7.1I","year":"2012"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/633615.810654"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-04613-5"},{"key":"ref19","volume-title":"Processor Users Manual XT Edition","year":"2008"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511541162"},{"key":"ref21","volume-title":"Openfire","year":"2023"},{"key":"ref22","article-title":"OpenRISC1200 IP core specification","author":"Lampret","year":"2001"},{"key":"ref23","volume-title":"MB-Lite","year":"2023"},{"key":"ref24","volume-title":"The Art of Assembly Language","author":"Hyde","year":"2010"},{"key":"ref25","volume-title":"AeMB","year":"2023"},{"key":"ref26","volume-title":"NIOS II Processor Reference Guide","year":"2019"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/20\/01\/P01021"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.measurement.2016.04.062"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICHQP.2016.7783448"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICHQP.2014.6842748"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/PESGM.2016.7741954"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICHQP.2018.8378818"},{"key":"ref33","volume":"1","author":"Ciletti","year":"2003","journal-title":"Advanced Digital Design With the Verilog HDL"},{"key":"ref34","volume-title":"Digital Design and Computer Architecture","author":"Harris","year":"2010"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2465.214917"},{"key":"ref36","volume-title":"The C Programming Language","author":"Ritchie","year":"1988"},{"key":"ref37","volume-title":"Digital Systems: Principles and Applications","author":"Tocci","year":"1991"},{"key":"ref38","volume-title":"Beginning Visual C# 2010","author":"Skinner","year":"2010"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1017\/S0962492922000101"},{"key":"ref40","volume-title":"Flex & Bison","author":"Levine","year":"2009"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2020.9091348"},{"key":"ref42","article-title":"Implementation of arithmetic circuits in floating point, using format with configurable number of bits","volume-title":"Proc. 22th Brazilian Autom. Congr.","author":"Santos"},{"key":"ref43","volume-title":"DE2-115 User Manual-world Leading FPGA Based Products and Design Services","year":"2013"},{"key":"ref44","volume":"3","year":"2016","journal-title":"Cyclone IV Device Handbook"},{"key":"ref45","volume":"3","year":"2015","journal-title":"Nios II Core Implementation Details"},{"key":"ref46","volume-title":"Numerical Recipes","author":"Press","year":"1992"},{"key":"ref47","first-page":"266","article-title":"A 128:2048\/1536 point FFT hardware implementation with output pruning","volume-title":"Proc. 22nd Eur. Signal Process. Conf. (EUSIPCO)","author":"Ayhan"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/11323511\/11345120.pdf?arnumber=11345120","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T06:45:10Z","timestamp":1769237110000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11345120\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":47,"URL":"https:\/\/doi.org\/10.1109\/access.2026.3652855","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}