{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T02:07:52Z","timestamp":1769220472700,"version":"3.49.0"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/access.2026.3653483","type":"journal-article","created":{"date-parts":[[2026,1,12]],"date-time":"2026-01-12T22:02:28Z","timestamp":1768255348000},"page":"8366-8374","source":"Crossref","is-referenced-by-count":0,"title":["Dual-Doped Reconfigurable FETs for Hardware Security: A TCAD Approach"],"prefix":"10.1109","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-6522-8273","authenticated-orcid":false,"given":"Rub\u00e9n","family":"Ortega","sequence":"first","affiliation":[{"name":"Departamento de Electrónica y Tecnología de Computadores, Centro de Investigación en Tecnologías de la Información y las Comunicaciones (CITIC), Universidad de Granada, Granada, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Herv\u00e1s","sequence":"additional","affiliation":[{"name":"Departamento de Electrónica y Tecnología de Computadores, Centro de Investigación en Tecnologías de la Información y las Comunicaciones (CITIC), Universidad de Granada, Granada, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5189-867X","authenticated-orcid":false,"given":"Luca","family":"Donetti","sequence":"additional","affiliation":[{"name":"Departamento de Electrónica y Tecnología de Computadores, Centro de Investigación en Tecnologías de la Información y las Comunicaciones (CITIC), Universidad de Granada, Granada, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-6027-9216","authenticated-orcid":false,"given":"Alberto","family":"Mart\u00ednez","sequence":"additional","affiliation":[{"name":"Departamento de Electrónica y Tecnología de Computadores, Centro de Investigación en Tecnologías de la Información y las Comunicaciones (CITIC), Universidad de Granada, Granada, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0159-9951","authenticated-orcid":false,"given":"Carlos","family":"M\u00e1rquez","sequence":"additional","affiliation":[{"name":"Departamento de Electrónica y Tecnología de Computadores, Centro de Investigación en Tecnologías de la Información y las Comunicaciones (CITIC), Universidad de Granada, Granada, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4437-4296","authenticated-orcid":false,"given":"Manuel","family":"Ca\u00f1o-Garc\u00eda","sequence":"additional","affiliation":[{"name":"Departamento de Electrónica y Tecnología de Computadores, Centro de Investigación en Tecnologías de la Información y las Comunicaciones (CITIC), Universidad de Granada, Granada, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5072-7924","authenticated-orcid":false,"given":"Francisco","family":"G\u00e1miz","sequence":"additional","affiliation":[{"name":"Departamento de Electrónica y Tecnología de Computadores, Centro de Investigación en Tecnologías de la Información y las Comunicaciones (CITIC), Universidad de Granada, Granada, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7846-4599","authenticated-orcid":false,"given":"Carlos","family":"Navarro","sequence":"additional","affiliation":[{"name":"Departamento de Electrónica y Tecnología de Computadores, Centro de Investigación en Tecnologías de la Información y las Comunicaciones (CITIC), Universidad de Granada, Granada, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Navigating the Costly Economics of Chip Making","year":"2023"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-19123-7"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/mspec.2006.1628506"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/jproc.2014.2332291"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/date.2008.4484823"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/vlsi-soc.2017.8203496"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.1998.694985"},{"key":"ref9","volume-title":"Split manufacturing method for advanced semiconductor circuits","author":"Jarvis","year":"2004"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/hst.2015.7140252"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2015.2511144"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/hst.2016.7495588"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2018.2801220"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/vts.2018.8368625"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/aspdac.2017.7858346"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/hst.2017.7951805"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3318031"},{"key":"ref21","volume-title":"SentaurusTM Device User Guide","year":"2022"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3398012"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/access.2020.3009967"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2006.346842"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2022.108577"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.10.027"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/date58400.2024.10546894"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2022.108381"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/led.2023.3347397"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2025.3611107"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2023.3346361"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.23919\/date.2017.7927013"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/vlsit.2012.6242497"},{"key":"ref34","first-page":"7.2.1","article-title":"A mobility enhancement strategy for sub-14 nm power-efficient FDSOI technologies","volume-title":"IEDM Tech. Dig.","author":"DeSalvo"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2018.2884646"},{"key":"ref36","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN, special session on ATPG and fault simulation","volume-title":"Proc. IEEE Int. Symp. Circuits Syst.","author":"Brglez"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS57931.2023.10198196"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-019-05800-4"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297288"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/11323511\/11347009.pdf?arnumber=11347009","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T21:00:33Z","timestamp":1769202033000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11347009\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/access.2026.3653483","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}