{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T09:18:18Z","timestamp":1770801498330,"version":"3.50.0"},"reference-count":63,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/100014440","name":"Ministerio de Ciencia, Innovaci\u00f3n y Universidades (MCIN)\/Agencia Estatal de Investigaci\u00f3n","doi-asserted-by":"publisher","award":["PID2024-158311NB-I00"],"award-info":[{"award-number":["PID2024-158311NB-I00"]}],"id":[{"id":"10.13039\/100014440","id-type":"DOI","asserted-by":"publisher"}]},{"name":"\u201cEuropean Regional Development Fund (ERDF) a way of making Europe,\u201d"},{"name":"Imagination Technologies"},{"DOI":"10.13039\/100007162","name":"University of Nevada, Las Vegas","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007162","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Interuniversity Microelectronics Centre (Imec), Leuven, Belgium"},{"name":"University of Nevada, Las Vegas (UNLV), University Libraries Open Article Fund"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/access.2026.3658743","type":"journal-article","created":{"date-parts":[[2026,1,28]],"date-time":"2026-01-28T21:00:22Z","timestamp":1769634022000},"page":"18455-18475","source":"Crossref","is-referenced-by-count":0,"title":["The RISC-V FPGA (RVfpga) Teaching Package"],"prefix":"10.1109","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1815-6412","authenticated-orcid":false,"given":"Daniel","family":"Chaver","sequence":"first","affiliation":[{"name":"Computer Architecture and Automation Department, Complutense University of Madrid, Madrid, Spain"}]},{"given":"Sarah","family":"Harris","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, NV, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3049-828X","authenticated-orcid":false,"given":"Luis","family":"Pinuel","sequence":"additional","affiliation":[{"name":"Computer Architecture and Automation Department, Complutense University of Madrid, Madrid, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-5101-5693","authenticated-orcid":false,"given":"Olof","family":"Kindgren","sequence":"additional","affiliation":[{"name":"Qamcom Research and Technology, Gothenburg, Sweden"}]},{"given":"Zubair","family":"Kakakhel","sequence":"additional","affiliation":[{"name":"AZKY Tech Laboratories, London, U.K."}]},{"given":"Chris","family":"Owen","sequence":"additional","affiliation":[{"name":"Cotronix, Gloucestershire, U.K."}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-0276-6623","authenticated-orcid":false,"given":"Roy","family":"Kravitz","sequence":"additional","affiliation":[{"name":"ECE Department, Portland State University, Portland, OR, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8678-9123","authenticated-orcid":false,"given":"Jose I.","family":"Gomez-Perez","sequence":"additional","affiliation":[{"name":"Computer Architecture and Automation Department, Complutense University of Madrid, Madrid, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2773-3023","authenticated-orcid":false,"given":"Fernando","family":"Castro","sequence":"additional","affiliation":[{"name":"Computer Architecture and Automation Department, Complutense University of Madrid, Madrid, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1821-124X","authenticated-orcid":false,"given":"Katzalin","family":"Olcoz","sequence":"additional","affiliation":[{"name":"Computer Architecture and Automation Department, Complutense University of Madrid, Madrid, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8557-3876","authenticated-orcid":false,"given":"Julio","family":"Villalba-Moreno","sequence":"additional","affiliation":[{"name":"Department of Computer Architecture, University of Málaga Complejo Tecnologico, Campus de Teatinos, Malaga, Spain"}]},{"given":"Alexander","family":"Grinshpun","sequence":"additional","affiliation":[{"name":"Ruppin Academic Center, Technion–Israel Institute of Technology, The Hebrew University of Jerusalem, Jerusalem, Israel"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6549-7957","authenticated-orcid":false,"given":"Freddy","family":"Gabbay","sequence":"additional","affiliation":[{"name":"Institute of Electrical Engineering and Applied Physics, The Hebrew University, Jerusalem, Israel"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4648-5616","authenticated-orcid":false,"given":"Luke","family":"Seed","sequence":"additional","affiliation":[{"name":"Department of Electronic and Electrical Engineering, The University of Sheffield, Sheffield, U.K."}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7060-4745","authenticated-orcid":false,"given":"Rui","family":"Duarte","sequence":"additional","affiliation":[{"name":"INESC-INOV, ISEL-IPL, Lisboa, Portugal"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9908-9580","authenticated-orcid":false,"given":"Manuel","family":"L\u00f3pez","sequence":"additional","affiliation":[{"name":"University of Barcelona, Barcelona, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9405-3645","authenticated-orcid":false,"given":"\u00d3scar","family":"Alonso","sequence":"additional","affiliation":[{"name":"University of Barcelona, Barcelona, Spain"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-0259-4196","authenticated-orcid":false,"given":"Robert","family":"Owen","sequence":"additional","affiliation":[{"name":"Essaimage Associates, Hertford, U.K."}]}],"member":"263","reference":[{"key":"ref1","volume-title":"RVfpga V3.0 Teaching Materials","year":"2023"},{"key":"ref2","volume-title":"RVfpga\u2014Introduction to RVfpgaSoC","year":"2023"},{"key":"ref3","volume-title":"VeeR EH1 RISC-V Core","year":"2022"},{"key":"ref4","volume-title":"VeeR EL2 RISC-V Core","year":"2022"},{"key":"ref5","volume-title":"Basys 3 Artix-7 FPGA Trainer Board","year":"2025"},{"key":"ref6","volume-title":"Boolean Board","year":"2025"},{"key":"ref7","volume-title":"Nexys A7 Artix-7 FPGA","year":"2025"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00032"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.18260\/1-2--44172"},{"key":"ref10","volume-title":"Computer Architecture With an Industrial RISC-V Core [RVfpga]","year":"2025"},{"key":"ref11","volume-title":"VeeRwolf","author":"Kindgren","year":"2025"},{"key":"ref12","volume-title":"RVfpga\/EL2 Version 3.0 Videos","year":"2025"},{"key":"ref13","volume-title":"RVfpga Videos","author":"Chaver","year":"2025"},{"key":"ref14","volume-title":"RVfpga One-Day Workshop 2022","year":"2022"},{"key":"ref15","volume-title":"Verilator: The Fastest Verilog\/SystemVerilog Simulator","year":"2025"},{"key":"ref16","volume-title":"Virtual Development Board","author":"Kindgren","year":"2025"},{"key":"ref17","volume-title":"Extensiones De Punto Flotante Para El Core SweRV EH1","author":"Perea","year":"2023"},{"key":"ref18","volume-title":"WD RISC-V Firmware Package","year":"2025"},{"key":"ref19","volume-title":"Digital Design and Computer Architecture\u2014RISC-V Edition","author":"Harris","year":"2021"},{"key":"ref20","volume-title":"Computer Organization and Design RISC-V Edition: The HW\/SW Interface","author":"Patterson","year":"2017"},{"key":"ref21","volume-title":"FuseSoC","author":"Kindgren","year":"2025"},{"key":"ref22","volume-title":"CS2023: Computer Science Curricula","year":"2025"},{"key":"ref23","volume-title":"Computing Curricula 2020: Paradigms for Global Computing Education","year":"2020"},{"key":"ref24","volume-title":"Caliptra Open Source Root of Trust Project","year":"2025"},{"key":"ref25","volume-title":"Teaching Experiences At UCM Based on RVfpga","year":"2025"},{"key":"ref26","volume-title":"Ripes Simulator","author":"Petersen","year":"2025"},{"key":"ref27","volume-title":"RISC-V Firmware Package","year":"2025"},{"key":"ref28","volume-title":"FPGA Implementation of an AD-HOC RISC-V System-On-chip for Industrial IoT","author":"Leon","year":"2023"},{"key":"ref29","volume-title":"FPnew-New Floating-Point Unit With Transprecision Capabilities","year":"2025"},{"key":"ref30","volume-title":"Extensiones De Punto Flotante Para El Core SweRV EH1","author":"Perea","year":"2025"},{"key":"ref31","volume-title":"Ampliaci\u00f3n De La Funcionalidad De Las Herramientas De Simulaci\u00f3n De RVFPGA","author":"Lobato","year":"2024"},{"key":"ref32","volume-title":"Adding Functionalities to a RISC-V CPU Based on the RVFPGA Project","author":"Martinez","year":"2024"},{"key":"ref33","volume-title":"A European Approach to Micro-Credentials","year":"2025"},{"key":"ref34","volume-title":"RVfpga One-Day Workshop-Imperial College London","year":"2022"},{"key":"ref35","volume-title":"RVfpga Teaching Materials Webinar Hosted By @Digi-Key","year":"2022"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICIT58465.2023.10143043"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS58634.2023.10382763"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/INMIC60434.2023.10465940"},{"key":"ref39","volume-title":"RISC-V Foundational Associate Certification","year":"2025"},{"key":"ref40","volume-title":"The RISC-V Reader: An Open Architecture Atlas","author":"Patterson","year":"2017"},{"key":"ref41","volume-title":"Computer Architecture Basics","author":"Pisa","year":"2024"},{"key":"ref42","volume-title":"Learn FPGA","author":"Levy","year":"2025"},{"key":"ref43","volume-title":"RISC-V Processor Design","year":"2025"},{"key":"ref44","volume-title":"Building a RISC-V CPU Core","year":"2025"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ET59121.2023.10279744"},{"key":"ref46","volume-title":"From Nand to Tetris","author":"Schocken","year":"2025"},{"key":"ref47","volume-title":"Learn With SHAKTI","year":"2025"},{"key":"ref48","volume-title":"And2RISCV\u2014RISC-V Online Tutor Course"},{"key":"ref49","volume-title":"RISC-V Online Courses","year":"2025"},{"key":"ref50","volume-title":"VSD\u2014RISCV: Instruction Set Architecture (ISA)","year":"2025"},{"key":"ref51","volume-title":"RISC-V Fundamentals"},{"key":"ref52","volume-title":"Introduction To RISC-V","year":"2025"},{"key":"ref53","volume-title":"Foundations of RISC-V Assembly Programming","year":"2025"},{"key":"ref54","volume-title":"Developing Embedded Linux Device Drivers","year":"2025"},{"key":"ref55","volume-title":"Embedded Linux Development","year":"2025"},{"key":"ref56","volume-title":"Embedded Linux Platform Development With Yocto Project","year":"2025"},{"key":"ref57","volume-title":"Building Applications With RISC-V and FreeRTOS","year":"2025"},{"key":"ref58","volume-title":"Microcontroller Applications With RISC-V","year":"2025"},{"key":"ref59","volume-title":"RISC-V Toolchain and Compiler Optimization Techniques"},{"key":"ref60","volume-title":"RISC-V Based SoC Platform for Research Development and Education","year":"2025"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/3445034.3460508"},{"key":"ref62","volume-title":"BRISC-V Toolbox","year":"2025"},{"key":"ref63","volume-title":"Trireme RISC-V Design Platform\u2014A Complete Platform for RISC-V Design Space Exploration","year":"2025"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/11323511\/11366652.pdf?arnumber=11366652","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T21:06:04Z","timestamp":1770757564000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11366652\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":63,"URL":"https:\/\/doi.org\/10.1109\/access.2026.3658743","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}