{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T16:12:52Z","timestamp":1770739972423,"version":"3.49.0"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/access.2026.3659140","type":"journal-article","created":{"date-parts":[[2026,1,29]],"date-time":"2026-01-29T21:25:27Z","timestamp":1769721927000},"page":"17058-17068","source":"Crossref","is-referenced-by-count":0,"title":["CoD-SELL: A Non-Zero Location Dictionary Compression Sparse Matrix Format for SpMV on GPU"],"prefix":"10.1109","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-8257-1052","authenticated-orcid":false,"given":"Shun","family":"Murakami","sequence":"first","affiliation":[{"name":"Japan Advanced Institute of Science and Technology, Ishikawa, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazunori","family":"Yoneda","sequence":"additional","affiliation":[{"name":"Healthcare Solutions Division III, Healthcare Business Unit, Fujitsu Japan Ltd., Kawasaki, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Iwamura","sequence":"additional","affiliation":[{"name":"Healthcare Solutions Division III, Healthcare Business Unit, Fujitsu Japan Ltd., Kawasaki, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Watanabe","sequence":"additional","affiliation":[{"name":"Healthcare Solutions Division III, Healthcare Business Unit, Fujitsu Japan Ltd., Kawasaki, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5102-0050","authenticated-orcid":false,"given":"Yasushi","family":"Inoguchi","sequence":"additional","affiliation":[{"name":"Japan Advanced Institute of Science and Technology, Ishikawa, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11515-8_10"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1137\/130930352"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2022.3177291"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3016078.2851190"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3079079.3079086"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2555243.2555255"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2013.10"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751209"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3581784.3607051"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2549523"},{"key":"ref11","volume-title":"NVIDIA A100 Tensor Core GPU Architecture Whitepaper","year":"2025"},{"key":"ref12","volume-title":"NVIDIA Tesla V100 GPU Architecture Whitepaper","year":"2025"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1366230.1366244"},{"key":"ref14","volume-title":"CUDA C++ Programming Guide","year":"2024"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362674"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"ref17","volume-title":"cuSPARSE","year":"2024"},{"key":"ref18","volume-title":"CUSPARSE Implementation of SpMV","year":"2025"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DCABES.2010.162"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2022.3170501"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183444"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2014.106"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2016.05.304"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-40942-4_2"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/11323511\/11367640.pdf?arnumber=11367640","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,9]],"date-time":"2026-02-09T21:08:17Z","timestamp":1770671297000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11367640\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/access.2026.3659140","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}