{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T21:37:01Z","timestamp":1771018621223,"version":"3.50.1"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/access.2026.3659944","type":"journal-article","created":{"date-parts":[[2026,2,3]],"date-time":"2026-02-03T20:56:06Z","timestamp":1770152166000},"page":"21542-21552","source":"Crossref","is-referenced-by-count":0,"title":["Ultra-Fast and Accurate Estimation of Large-Scale and Multi-Level Mesh-Based On-Chip Architectures Using Machine Learning and Multiprocessing"],"prefix":"10.1109","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7288-7697","authenticated-orcid":false,"given":"Anil","family":"Kumar","sequence":"first","affiliation":[{"name":"Manipal Institute of Technology Bengaluru, Manipal Academy of Higher Education, Manipal, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5054-3124","authenticated-orcid":false,"given":"Basavaraj","family":"Talawar","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, National Institute of Technology Karnataka, Surathkal, Mangaluru, Karnataka, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8745-1810","authenticated-orcid":false,"given":"S.","family":"Mahadevi","sequence":"additional","affiliation":[{"name":"Manipal Institute of Technology Bengaluru, Manipal Academy of Higher Education, Manipal, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245728"},{"key":"ref4","article-title":"NoCsim: a versatile network on chip simulator","author":"Jones","year":"2005"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EMPDP.2002.994207"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref7","first-page":"16","article-title":"Nirgam: A simulator for NoC interconnect routing and application modeling","volume-title":"Proc. Design, Autom. Test Eur. Conf.","author":"Jain"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.2200\/s00586ed1v01y201407cac029"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.79"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2014.05.003"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IC3.2018.8530505"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.083"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474393"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2009.5423853"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s11277-018-5376-3"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419887"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2051413"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2013.11.008"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.10"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1921249.1921254"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2604288"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404180"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3403584"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00048"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS47924.2020.00011"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927203"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-019-02971-x"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.13"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS48704.2020.9184490"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC49529.2020.9524761"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835941"},{"key":"ref37","first-page":"1","article-title":"An energy-efficient network-on-chip design using reinforcement learning","volume-title":"Proc. 56th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Zheng"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2170568"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378648"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2435748"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060406"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401790"},{"key":"ref43","first-page":"945","article-title":"Predictive Q-routing: A memory-based reinforcement learning approach to adaptive traffic control","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","volume":"8","author":"Choi"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/NESEA.2012.6474016"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-014-1166-1"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081616"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774525"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126622501961"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3258700"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/6.591665"},{"key":"ref51","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"2011"},{"key":"ref52","volume-title":"Booksim Simulator","author":"Jiang","year":"2012"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref54","volume-title":"An Introduction to Support Vector Machines","author":"Cristianini","year":"2000"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1023\/b:stco.0000035301.49549.88"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.36871\/ek.up.p.r.2024.12.08.009"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.25080\/Majora-ebaa42b7-00d"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/11323511\/11371678.pdf?arnumber=11371678","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T20:51:46Z","timestamp":1771015906000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11371678\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":57,"URL":"https:\/\/doi.org\/10.1109\/access.2026.3659944","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}