{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T07:56:33Z","timestamp":1772006193882,"version":"3.50.1"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100003069","name":"Instituto Polit\u00e9cnico Nacional","doi-asserted-by":"publisher","award":["SIP 20253439"],"award-info":[{"award-number":["SIP 20253439"]}],"id":[{"id":"10.13039\/501100003069","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003141","name":"Secretar\u00eda de Ciencia, Humanidades, Tecnolog\u00eda e Innovaci\u00f3n","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100003141","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100007177","name":"Programa de Est\u00edmulos al Desempe\u00f1o de los Investigadores (EDI) and Comisi\u00f3n de Operaci\u00f3n y Fomento de Actividades Acad\u00e9micas (COFAA)-Sistema de Becas de Exclusividad (SIBE) programs","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100007177","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/access.2026.3663914","type":"journal-article","created":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T20:56:35Z","timestamp":1770843395000},"page":"27290-27302","source":"Crossref","is-referenced-by-count":0,"title":["Dual-Mode CMOS LIF Neuron With Subthreshold Efficiency and Saturation-Driven Robustness"],"prefix":"10.1109","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-9658-2357","authenticated-orcid":false,"given":"Abraham A.","family":"Salazar-Hernandez","sequence":"first","affiliation":[{"name":"Centro de Investigación en Computación, Instituto Politécnico Nacional, Mexico City, Mexico"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5699-0478","authenticated-orcid":false,"given":"Victor H.","family":"Ponce-Ponce","sequence":"additional","affiliation":[{"name":"Centro de Investigación en Computación, Instituto Politécnico Nacional, Mexico City, Mexico"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Her\u00f3n","family":"Molina-Lozano","sequence":"additional","affiliation":[{"name":"Centro de Investigación en Computación, Instituto Politécnico Nacional, Mexico City, Mexico"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0521-4898","authenticated-orcid":false,"given":"Juan","family":"Humberto Sossa-Azuela","sequence":"additional","affiliation":[{"name":"Centro de Investigación en Computación, Instituto Politécnico Nacional, Mexico City, Mexico"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9779-0712","authenticated-orcid":false,"given":"Juan","family":"Jes\u00fas Ocampo-Hidalgo","sequence":"additional","affiliation":[{"name":"Departamento de Electrónica, Universidad Autónoma Metropolitana-Azcapotzalco, Mexico City, Mexico"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/access.2024.3409745"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3390\/en18174701"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00123"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/283702"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2018.2815025"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/icons62911.2024.00034"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ijcnn.2012.6252600"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/math12142267"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2021.09.004"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/mc.2003.1250885"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ddecs52668.2021.9417051"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165661"},{"key":"ref13","volume-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"1999"},{"key":"ref14","volume-title":"CMOS Analog Circuit Design","author":"Allen","year":"2011"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6478-6"},{"key":"ref16","volume-title":"Sub-threshold Design for Ultra Low-Power Systems","author":"Wang","year":"2006"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.28978\/nesciences.358859"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/newcas50681.2021.9462779"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2019.01.002"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/11323511\/11393453.pdf?arnumber=11393453","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T06:58:41Z","timestamp":1772002721000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11393453\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/access.2026.3663914","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}