{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T05:06:45Z","timestamp":1773378405707,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100002724","name":"Open Access Program from American University of Sharjah","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002724","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/access.2026.3670512","type":"journal-article","created":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T20:51:06Z","timestamp":1772657466000},"page":"35971-35982","source":"Crossref","is-referenced-by-count":0,"title":["An Efficient Racetrack Cache Architecture for Performance-Area-Energy Co-Optimization"],"prefix":"10.1109","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2763-8755","authenticated-orcid":false,"given":"Fazal","family":"Hameed","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, American University of Sharjah, Sharjah, United Arab Emirates"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2012.30"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00036"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.030"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750387"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662515"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1126\/science.1145799"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902967"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3524071"},{"issue":"8","key":"ref10","doi-asserted-by":"crossref","first-page":"1303","DOI":"10.1109\/JPROC.2020.2975719","article-title":"Magnetic racetrack memory: From physics to the cusp of applications within a decade","volume":"108","author":"Bl\u00e4sing","year":"2020","journal-title":"Proc. IEEE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2023.102837"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2506581"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2536020"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059042"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2360545"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea7030023"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"issue":"1","key":"ref19","doi-asserted-by":"crossref","first-page":"16","DOI":"10.3390\/s24010016","article-title":"Design of high-speed, low-power sensing circuits for nano-scale embedded memory","volume":"24","author":"Lee","year":"2023","journal-title":"Sensors"},{"issue":"19","key":"ref20","doi-asserted-by":"crossref","first-page":"4024","DOI":"10.3390\/electronics12194024","article-title":"Low-power single bitline load sense amplifier for DRAM","volume":"12","author":"Dai","year":"2023","journal-title":"Electronics"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.91"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2835512.2835520"},{"key":"ref23","first-page":"69","article-title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","volume-title":"Proc. 38th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Mishra"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488488"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593197"},{"key":"ref26","volume-title":"Standard Performance Evaluation Corporation","year":"2021"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919638"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3161198"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2324563"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref31","article-title":"Towards error correction for computing in racetrack memory","author":"Brazzle","year":"2024","journal-title":"arXiv:2407.21661"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297309"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/11323511\/11421314.pdf?arnumber=11421314","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T20:38:51Z","timestamp":1773347931000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11421314\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/access.2026.3670512","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}