{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T23:09:47Z","timestamp":1773961787260,"version":"3.50.1"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100008628","name":"C2S Project Scheme of the Ministry of Electronics and Information Technology (MeitY), Government of India","doi-asserted-by":"publisher","award":["EE-9\/2\/2021-R"],"award-info":[{"award-number":["EE-9\/2\/2021-R"]}],"id":[{"id":"10.13039\/501100008628","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/access.2026.3671659","type":"journal-article","created":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T21:02:31Z","timestamp":1772830951000},"page":"40172-40189","source":"Crossref","is-referenced-by-count":0,"title":["P-Box: A RISC-V Packed-SIMD Approach of Accelerating Edge Workloads on Scalar Embedded Cores"],"prefix":"10.1109","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-1552-4558","authenticated-orcid":false,"given":"Simi","family":"Sukumaran","sequence":"first","affiliation":[{"name":"Department of Electronics, CArS Lab, Cochin University of Science and Technology (CUSAT), Kochi, Kerala, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5242-8429","authenticated-orcid":false,"given":"Babu","family":"P. S.","sequence":"additional","affiliation":[{"name":"InCore Semiconductors, Chennai, India"}]},{"given":"Neel","family":"Gala","sequence":"additional","affiliation":[{"name":"InCore Semiconductors, Chennai, India"}]},{"given":"Tripti S.","family":"Warrier","sequence":"additional","affiliation":[{"name":"Department of Electronics, CArS Lab, Cochin University of Science and Technology (CUSAT), Kochi, Kerala, India"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICACTE.2010.5579543"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2016.2579198"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3524125"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3571133"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3776744"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1016\/j.jnca.2025.104375","article-title":"Edge-AI: A systematic review on architectures, applications, and challenges","volume":"245","author":"Gauttam","year":"2026","journal-title":"J. Netw. Comput. Appl."},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878283"},{"key":"ref8","volume-title":"Nuclei Microcontroller Software Interface Standard (NMSIS)","year":"2025"},{"key":"ref9","volume-title":"Spike: A RISC-V ISA Simulator","author":"Waterman","year":"2017"},{"key":"ref10","volume-title":"RISC-V P Extension Specification","author":"Chang","year":"2026"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.21236\/ada605735"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CCGridW59191.2023.00031"},{"key":"ref13","volume-title":"The RISC-V Vector Extension, Version 1.0","year":"2022"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2950087"},{"key":"ref15","volume-title":"Status Update of RISC-V P Extension Task Group","year":"2019"},{"key":"ref16","article-title":"Learning multiple layers of features from tiny images","author":"Krizhevsky","year":"2026"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181681"},{"key":"ref18","article-title":"The Cost of Packed SIMD: Implementation and Evaluation of the RISC-V P-extension on Ibex","author":"St\u00f8le","year":"2024"},{"key":"ref19","volume-title":"Azurite Processor Datasheet","year":"2024"},{"key":"ref20","article-title":"MLPerf tiny benchmark","author":"Banbury","year":"2021","journal-title":"arXiv:2106.07597"},{"key":"ref21","volume-title":"InCore Unveils SoC Generator Platform: From Idea to FPGA Validation in Minutes; Demonstrates Silicon Proof of Auto-Generated SoC","year":"2025"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1969.222777"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-016-1689-8"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.207"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00048"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/cmpcon.1997.584723"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1365490.1365500"},{"key":"ref29","volume-title":"LibTIFF Optimization\u2013CMYK to RGBA Conversion","year":"2025"},{"key":"ref30","volume-title":"AndesCore Processors","year":"2026"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3397195"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3569939"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3437378.3444364"},{"key":"ref34","first-page":"1","article-title":"Mixed-precision neural networks on RISC-V cores: ISA extensions for multi-pumped soft SIMD operations","volume-title":"Proc. 43rd IEEE\/ACM Int. Conf. Comput.-Aided Design","author":"Armeniakos"},{"key":"ref35","volume-title":"Implementation and Evaluation of Packed-SIMD Instructions for a RISC-V Processor","author":"Koene","year":"2021"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2025.3600360"},{"key":"ref37","volume-title":"Bluespec SystemVerilog","year":"2006"},{"key":"ref38","volume-title":"Hacker\u2019s Delight","author":"Warren","year":"2013"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.1985.82928"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549367"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/RAICS61201.2024.10689726"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2003.1292369"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002107"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.41"},{"key":"ref45","volume-title":"Multiply-and-accumulate-products instructions","author":"Burgess","year":"2019"},{"key":"ref46","first-page":"54","article-title":"B-box: An efficient and configurable RISC-V bit manipulation ip generator","volume-title":"Proc. VLSI Design Test","author":"Sukumaran"},{"key":"ref47","volume-title":"Cocotb: Python-Based Chip (RTL) Verification","year":"2014"},{"key":"ref48","volume-title":"CoCoTb Coverage 1.0 Documentation","year":"2016"},{"key":"ref49","volume-title":"Riscof: The RISC-V Compatibility Framework","year":"2018"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3637543.3652878"},{"key":"ref51","volume-title":"Coremark Benchmark","year":"2025"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/358274.358283"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID51830.2021.00014"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/11323511\/11422865.pdf?arnumber=11422865","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T20:08:26Z","timestamp":1773950906000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11422865\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":53,"URL":"https:\/\/doi.org\/10.1109\/access.2026.3671659","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}