{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T21:01:04Z","timestamp":1775682064774,"version":"3.50.1"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/access.2026.3674642","type":"journal-article","created":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T20:24:47Z","timestamp":1773779087000},"page":"51075-51092","source":"Crossref","is-referenced-by-count":0,"title":["Design Tradeoffs in Asynchronous BD Pipeline Styles of RISC-V: An FPGA-Based Comparative Study"],"prefix":"10.1109","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7946-6895","authenticated-orcid":false,"given":"Valeeprakhon","family":"Tamnuwat","sequence":"first","affiliation":[{"name":"Department of Fundamental Engineering, Faculty of Engineering, Graduate School, Kochi University of Technology, Kochi, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0618-3154","authenticated-orcid":false,"given":"Zhen","family":"Zhang","sequence":"additional","affiliation":[{"name":"Department of Fundamental Engineering, Faculty of Engineering, Graduate School, Kochi University of Technology, Kochi, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9537-984X","authenticated-orcid":false,"given":"Makoto","family":"Iwata","sequence":"additional","affiliation":[{"name":"Department of Fundamental Engineering, Faculty of Engineering, Graduate School, Kochi University of Technology, Kochi, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isca.2002.1003573"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.29292\/jics.v17i3.677"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/mwscas.1992.271009"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/hicss.1993.270622"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/54.282445"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.588033"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/async.1997.587182"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/iccd.2000.878304"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.1997.621499"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/iccd.1997.628881"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/arvlsi.1997.634853"},{"key":"ref12","article-title":"SAMIPS: A synthesised asynchronous processor","author":"Zhang","year":"2024","journal-title":"arXiv:2409.20388"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/cdt2.12032"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/async.2003.1199162"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/async.2006.9"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-32692-9_60"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1587\/transele.e97.c.253"},{"issue":"4","key":"ref18","first-page":"399","article-title":"Design of an asynchronous processor with bundled-data implementation on a commercial field programmable gate array","volume":"40","author":"Furushima","year":"2016","journal-title":"Information"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/newcas.2017.8010168"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/access.2022.3220660"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_4"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2008.921589"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/jiot.2024.3521365"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2021.3100524"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/tcsii.2024.3369643"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/date.2017.7927097"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/iscas56072.2025.11043907"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2024.3375350"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2020.3038337"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2024.3418769"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2006.884574"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.2021eap1098"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.26599\/tst.2021.9010089"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/async.2010.11"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/async.2019.00010"},{"key":"ref36","article-title":"Introduction to asynchronous circuit design","author":"Spars\u00f8","year":"2020"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/vlsid.2015.60"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.31.495"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.2020vlp0006"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-020-01602-3"},{"key":"ref41","article-title":"Artix-7 FPGAs data sheet: DC and AC switching characteristics","volume":"1","author":"Xilinx","year":"2017"},{"key":"ref42","article-title":"Kintex UltraScale FPGAs data sheet: DC and AC switching characteristics","volume":"1","author":"Xilinx","year":"2025"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_229"},{"key":"ref44","article-title":"2CS division the RISC-V instruction set manual","author":"Waterman","year":"2019"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/wcae53984.2021.9707615"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-05088-0_3"},{"key":"ref47","volume-title":"MDPC. Github.","author":"Tamnuwat","year":"2025"},{"key":"ref48","volume-title":"RISC-V Architecture Test SIG","author":"Karasek","year":"2024"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2020.3002790"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/jetcas.2013.2243031"},{"key":"ref51","volume-title":"Vivado Design Suite User Guide: Synthesis (UG901)","year":"2025"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/11323511\/11435878.pdf?arnumber=11435878","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T20:07:32Z","timestamp":1775678852000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11435878\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":51,"URL":"https:\/\/doi.org\/10.1109\/access.2026.3674642","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}