{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T09:12:02Z","timestamp":1775034722717,"version":"3.50.1"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"HORIZON Chips Joint Undertaking","award":["101112274"],"award-info":[{"award-number":["101112274"]}]},{"name":"Romanian Ministry of Research, Innovation and Digitization","award":["PN-IV-P8-8.1-PME-2024-0003"],"award-info":[{"award-number":["PN-IV-P8-8.1-PME-2024-0003"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/access.2026.3675504","type":"journal-article","created":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T19:40:12Z","timestamp":1773862812000},"page":"46349-46370","source":"Crossref","is-referenced-by-count":0,"title":["In(Si)Sim RVE\u2013Lightweight Open-Source Framework for Functional Verification of RISC-V Extensions"],"prefix":"10.1109","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9410-9343","authenticated-orcid":false,"given":"Cosmin-Andrei","family":"Popovici","sequence":"first","affiliation":[{"name":"Department of Computer Engineering, Faculty of Automatic Control and Computer Engineering, “Gheorghe Asachi” Technical University of Iaşi, Iaşi, Romania"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-0201-5099","authenticated-orcid":false,"given":"Andrei","family":"Stan","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Faculty of Automatic Control and Computer Engineering, “Gheorghe Asachi” Technical University of Iaşi, Iaşi, Romania"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-4872-493X","authenticated-orcid":false,"given":"George-Emil","family":"Vieriu","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Faculty of Automatic Control and Computer Engineering, “Gheorghe Asachi” Technical University of Iaşi, Iaşi, Romania"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5180-4151","authenticated-orcid":false,"given":"Vasile-Ion","family":"Manta","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Faculty of Automatic Control and Computer Engineering, “Gheorghe Asachi” Technical University of Iaşi, Iaşi, Romania"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"The RoCC Doc V2: An Introduction to the Rocket Custom Coprocessor Interface","author":"Rao","year":"2020"},{"key":"ref2","article-title":"The rocket chip generator","author":"Asanovic","year":"2025"},{"key":"ref3","volume-title":"CV-X-IF\u2014OpenHW Group Core-V-X Infrastructure","year":"2024"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2019.2926114"},{"key":"ref5","volume-title":"RISC-V Architectural Test Framework","year":"2024"},{"key":"ref6","volume-title":"RISCV-DV: Random Instruction Generator for RISC-V Processor Verification","year":"2025"},{"key":"ref7","volume-title":"RISC-V Torture Test Generator","year":"2024"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/access.2024.3511340"},{"key":"ref9","article-title":"The RISC-V instruction set manual, volume I: Unprivileged ISA","volume-title":"RISC-V International","year":"2025"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2021.3063027"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2017.2654506"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tetc.2021.3120538"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/asap52443.2021.00018"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/date48585.2020.9116529"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/host49136.2021.9702275"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/5gwf52925.2021.00046"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/isca52012.2021.00079"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/patmos.2017.8106987"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/dcis55711.2022.9970026"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/icc45041.2023.10279122"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/asap.2016.7760808"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/asscc.2018.8579326"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/asap57973.2023.00036"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/date.2019.8714897"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/tvlsi.2019.2950087"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/access.2021.3126208"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/icis54925.2022.9882453"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/fpl50879.2020.00016"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/dsd53832.2021.00014"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/iccss55260.2022.9802445"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2019.2924090"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2022.3162593"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/iscas46773.2023.10181681"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/iseda62518.2024.10618013"},{"key":"ref35","article-title":"Lyra: A hardware-accelerated RISC-V verification framework with generative model-based processor fuzzing","author":"Huo","year":"2025","journal-title":"arXiv:2512.13686"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/mtv.2018.00012"},{"key":"ref37","volume-title":"A Verification Synergy: Constraint-Based Verification","author":"Pixley","year":"2025"},{"key":"ref38","first-page":"1","article-title":"Constrained random verification for RISC-V: Overview, evaluation and discussion","volume-title":"Proc. MBMV 24th Workshop","author":"Ahmadi-Pour"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ibcast61650.2024.10877126"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.softx.2024.101970"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/iscas46773.2023.10181330"},{"key":"ref42","volume-title":"FireSim: FPGA-Accelerated Full-System Hardware Simulation Platform","year":"2025"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.3390\/electronics14153152"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/patmos.2019.8862170"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/uralcon54942.2022.9906776"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/icassp.1989.266596"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/11323511\/11441339.pdf?arnumber=11441339","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T06:08:03Z","timestamp":1775023683000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11441339\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/access.2026.3675504","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}