{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T21:06:39Z","timestamp":1774904799661,"version":"3.50.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/access.2026.3676265","type":"journal-article","created":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T19:59:40Z","timestamp":1774036780000},"page":"44317-44326","source":"Crossref","is-referenced-by-count":0,"title":["A Novel DFT Architecture and Implementation for 2.5-D Chiplets Based on Test-Bus"],"prefix":"10.1109","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-1704-9732","authenticated-orcid":false,"given":"Jingrui","family":"Hu","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"given":"Ye","family":"Guo","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-9583-8632","authenticated-orcid":false,"given":"Yan","family":"Feng","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"given":"Xiaolin","family":"Tang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"given":"Sumin","family":"Fan","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"given":"Guanfei","family":"Gong","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-7463-8576","authenticated-orcid":false,"given":"Zhiqiang","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/n-ssc.2006.4785860"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s42514-022-00093-0"},{"key":"ref3","first-page":"1","article-title":"1.2 the future of IC design innovation","volume-title":"IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers","author":"Sutardja"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2025.3636408"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2705077"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICET64964.2025.11103373"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICICM63644.2024.10814492"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.11"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS48691.2020.9107636"},{"issue":"1","key":"ref10","doi-asserted-by":"crossref","first-page":"136","DOI":"10.1109\/TCAD.2014.2365097","article-title":"Interconnect testing and test-path scheduling for interposer-based 2.5-D ICs","volume":"34","author":"Wang","year":"2015","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circuits Syst."},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICICM59499.2023.10365967"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2025.3622031"},{"key":"ref13","first-page":"1","article-title":"Testing of interposer-based 2.5D integrated circuits","volume-title":"Proc. IEEE Int. Test Conf. (ITC)","author":"Wang"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.1990.114395"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2007.4410238"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/test.2013.6651893"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139181"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751450"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ieeestd.2014.6974961"},{"key":"ref20","first-page":"1","article-title":"IJTAG supported 3D DFT using chiplet-footprints for testing multi-chips active interposer system","volume-title":"Proc. 21st IEEE Eur. Test Symp. (ETS)","author":"Durupt"},{"key":"ref21","first-page":"1","article-title":"Streaming scan network (SSN): An efficient packetized data network for testing of complex SoCs","volume-title":"Proc. IEEE Int. Test Conf. (ITC)","author":"Cot\u00e9"},{"key":"ref22","first-page":"167","article-title":"High-bandwidth IJTAG over SSN","volume-title":"Proc. IEEE Int. Test Conf. (ITC)","author":"Gaudet"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/11323511\/11449172.pdf?arnumber=11449172","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,30]],"date-time":"2026-03-30T20:08:37Z","timestamp":1774901317000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11449172\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/access.2026.3676265","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}