{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T20:53:27Z","timestamp":1775854407426,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/100009122","name":"Ministry of Education, Science, Sports, and Culture, Grant-in-Aid for Scientific Research","doi-asserted-by":"publisher","award":["24H00693"],"award-info":[{"award-number":["24H00693"]}],"id":[{"id":"10.13039\/100009122","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/access.2026.3678349","type":"journal-article","created":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T19:52:07Z","timestamp":1774641127000},"page":"52641-52653","source":"Crossref","is-referenced-by-count":0,"title":["Programmable Clock Distribution Using Switching Matrices for Field Programmable Gate Arrays"],"prefix":"10.1109","volume":"14","author":[{"given":"Ayumu","family":"Ogura","sequence":"first","affiliation":[{"name":"Okayama University, Okayama, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7452-3555","authenticated-orcid":false,"given":"Minoru","family":"Watanabe","sequence":"additional","affiliation":[{"name":"Okayama University, Okayama, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nobuya","family":"Watanabe","sequence":"additional","affiliation":[{"name":"Okayama University, Okayama, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.133171"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2866224"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2002.1017680"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000975"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2818713"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061130"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2173491"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870072"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.502201"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091292"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2012.6414980"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3230282"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0409"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117216"},{"key":"ref15","volume-title":"AMD Artix 7 FPGAs","year":"2025"},{"key":"ref16","volume-title":"Cyclone V FPGA and SoC FPGA","year":"2025"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656086"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1367045.1367049"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569719"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2219630"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2037850"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1299\/jsmefdr.2024.0_1104"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE63647.2025.10929881"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3007587"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2212732"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2289404"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/11323511\/11456982.pdf?arnumber=11456982","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T20:00:45Z","timestamp":1775851245000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11456982\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/access.2026.3678349","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}