{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T05:47:41Z","timestamp":1776750461051,"version":"3.51.2"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/access.2026.3682703","type":"journal-article","created":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T20:00:05Z","timestamp":1775851205000},"page":"56307-56321","source":"Crossref","is-referenced-by-count":0,"title":["Hardware Trojan Design and Detection in Pre-Charge Half Buffer Asynchronous Circuits"],"prefix":"10.1109","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-0098-2334","authenticated-orcid":false,"given":"Chukwunalu","family":"Asuai","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6336-160X","authenticated-orcid":false,"given":"Mousam","family":"Hossain","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Southern Illinois University Edwardsville, Edwardsville, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7985-2449","authenticated-orcid":false,"given":"Ashiq A.","family":"Sakib","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Southern Illinois University Edwardsville, Edwardsville, IL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2957-0704","authenticated-orcid":false,"given":"Kushal K.","family":"Ponugoti","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, North Dakota State University, Fargo, ND, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3390\/s20185165"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.12783\/dtcse\/cst2017\/12538"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4505310"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2015.7024511"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_2"},{"key":"ref8","volume-title":"Trust in Integrated Circuits Program DARPA.","year":"2007"},{"key":"ref9","volume-title":"Capec-Common Attack Pattern Enumeration and Classification (CAPEC)","author":"Mitre","year":"2020"},{"key":"ref10","first-page":"311","article-title":"14 Future of asynchronous logic","volume-title":"VLSI: Circuits for Emerging Applications","author":"Smith","year":"2014"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3194028"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/pbcs061e_ch15"},{"key":"ref13","volume-title":"Designing Asynchronous Circuits Using NULL Convention Logic (NCL).Springer Nature,","author":"Smith","year":"2022"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2017.8052974"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0001-6"},{"key":"ref17","first-page":"991","article-title":"Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution","volume-title":"Proc. 27th USENIX Secur. Symp. (USENIX Security)","author":"Van Bulck"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3357033"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3399742"},{"issue":"14","key":"ref20","article-title":"Hardware trojan for asynchronous dataflow NoC in reconfigurable platforms","volume":"28","author":"Hasan","year":"2017","journal-title":"J. Circuits, Syst. Comput."},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2019.00025"},{"key":"ref22","article-title":"Test and side-channel analysis of asynchronous circuits","author":"Guazzelli","year":"2021"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342255"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908501"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/norchip.2015.7364384"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS49266.2020.9294946"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1049\/cdt2.12047"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516654"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2660267.2660289"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488808"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.18"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2676548"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927266"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/359340.359342"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/mc.2025.3596504"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2937087"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2018.8624068"},{"key":"ref38","volume-title":"TCG EK Credential Profile for TPM Family 2.0, Level 0","year":"2026"},{"key":"ref39","first-page":"14","article-title":"The SMT-LIB standard: Version 2.0","volume-title":"Proc. 8th Int. Workshop Satisfiability Modulo Theories","volume":"13","author":"Barrett"},{"key":"ref40","first-page":"337","article-title":"Z3: An efficient SMT solver","volume-title":"Proc. Int. Conf. Tools Algorithms Construction Anal. Syst.","author":"DeMoura"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/11323511\/11479567.pdf?arnumber=11479567","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T05:20:15Z","timestamp":1776748815000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11479567\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/access.2026.3682703","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}