{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,24]],"date-time":"2026-06-24T20:49:43Z","timestamp":1782334183694,"version":"3.54.5"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/access.2026.3698340","type":"journal-article","created":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T19:57:01Z","timestamp":1780084621000},"page":"91858-91872","source":"Crossref","is-referenced-by-count":0,"title":["COSMOS-RV: A Lightweight Single-Issue Speculative Out-of-Order 32-bit RISC-V Processor With Virtually Indexed Physically Tagged Cache Architecture and FPGA Validation"],"prefix":"10.1109","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4093-7442","authenticated-orcid":false,"given":"K. P.","family":"Jayalakshmi","sequence":"first","affiliation":[{"name":"Department of Electronics and Communication Engineering, Shri Madhwa Vadiraja Institute of Technology and Management, Udupi, Karnataka, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-0471-0146","authenticated-orcid":false,"given":"Balachandra R.","family":"Jogi","sequence":"additional","affiliation":[{"name":"Department of Artificial Intelligence and Data Science, Shri Madhwa Vadiraja Institute of Technology and Management, Udupi, Karnataka, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-2015-4010","authenticated-orcid":false,"given":"Y. U.","family":"Yashaswi","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Shri Madhwa Vadiraja Institute of Technology and Management, Udupi, Karnataka, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-8012-3008","authenticated-orcid":false,"given":"Vaishnavi","family":"Poojary","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Shri Madhwa Vadiraja Institute of Technology and Management, Udupi, Karnataka, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-9948-676X","authenticated-orcid":false,"family":"Vaishnavi","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Shri Madhwa Vadiraja Institute of Technology and Management, Udupi, Karnataka, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-4198-2731","authenticated-orcid":false,"family":"Supritha","sequence":"additional","affiliation":[{"name":"Department of Electronics and Communication Engineering, Shri Madhwa Vadiraja Institute of Technology and Management, Udupi, Karnataka, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1680-6055","authenticated-orcid":false,"given":"S. Adarsh","family":"Rag","sequence":"additional","affiliation":[{"name":"Manipal Institute of Technology, Manipal Academy of Higher Education, Manipal, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3246491"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3174125"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3315604"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT63601.2024.10705665"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-85044-8_10"},{"key":"ref6","article-title":"Implementation of RISC-V P-extension ALU","author":"Sultanpuri","year":"2025"},{"key":"ref7","article-title":"Investigation of new architectural features to support performance improvement in embedded processors","author":"Othman","year":"2022"},{"key":"ref8","first-page":"1","article-title":"Sonicboom: The 3rd generation Berkeley out-of-order machine","volume-title":"Proc. 4th Workshop Comput. Archit. Res. RISC-V","volume":"5","author":"Zhao"},{"key":"ref9","article-title":"The Berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized RISC-V processor","author":"Asanovic","year":"2015"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC59245.2023.00032"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/GCAT62922.2024.10923874"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102757"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3719276.3725186"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.3390\/info14020064"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3787491"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-18023-1"},{"key":"ref17","article-title":"Design and implementation of a RISC-V superscalar out-of-order SMT core front-end engine using the HLIB framework","author":"Sanz","year":"2024"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/WCAE53984.2021.9707143"},{"key":"ref19","article-title":"Specializing RISC-V cores for performance and power","author":"De Sousa","year":"2022"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3630013"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2026.3656022"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3787500"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-96-8793-0_41"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1080\/17445760.2024.2442001"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICSSAS66150.2025.11081376"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea15040064"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.31838\/jcvs\/07.02.08"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/cseps53726.2021.00025"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1063\/5.0074195"},{"key":"ref30","first-page":"1","article-title":"BOOMv2: An open-source out-of-order RISC-V core","volume-title":"Proc. 1st Workshop Comput. Archit. Res. RISC-V (CARRV)","author":"Celio"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3441835"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT50263.2020.9190377"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3200000"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6287639\/11323511\/11540152.pdf?arnumber=11540152","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,24]],"date-time":"2026-06-24T19:51:05Z","timestamp":1782330665000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11540152\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/access.2026.3698340","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}