{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:24:08Z","timestamp":1725474248035},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/acsd.2008.4574587","type":"proceedings-article","created":{"date-parts":[[2010,12,8]],"date-time":"2010-12-08T14:27:32Z","timestamp":1291818452000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["Time elastic digital systems and Petri Nets"],"prefix":"10.1109","author":[{"given":"Mike","family":"Kishinevsky","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jordi","family":"Cortadella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000291"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36190-1_3"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126603000763"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1007\/BF00122082"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144285"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2004.1299282"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-55989-1","author":"cortadella","year":"2002","journal-title":"Logic Synthesis of Asynchronous Controllers and Interfaces"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998281"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860958"},{"key":"13","article-title":"elasticity and petri nets","author":"cortadella","year":"0","journal-title":"LNCS Transactions on Petri Nets and Other Models of Concurrency (ToPNoC)"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229277"},{"key":"11","first-page":"576","article-title":"A new approach to latency insensitive design","author":"casu","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"12","doi-asserted-by":"crossref","first-page":"416","DOI":"10.1145\/1278480.1278587","article-title":"synchronous elastic circuits with early evaluation and token counterflow","author":"cortadella","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681612"},{"key":"20","article-title":"performance analysis of concurrent systems with early evaluation","author":"ju?lvez","year":"2006","journal-title":"Proc International Conf Computer-Aided Design (ICCAD)"},{"key":"22","article-title":"concurrent hardware: the theory and practice of self-timed design","author":"kishinevsky","year":"1994","journal-title":"Series in Parallel Computing"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379071"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2006.32"},{"key":"25","first-page":"227","article-title":"performance optimization of latency insensitive systems through buffer queue sizing of communication channels","author":"lu","year":"2003","journal-title":"Proc International Conf Computer-Aided Design (ICCAD)"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0054295"},{"key":"27","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1145\/500001.500053","article-title":"high-level automatic pipelining for sequential circuits","author":"marinescu","year":"2001","journal-title":"Proc Int Symp Syst Synthesis"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/43.573835"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/12.795120"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266029"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2003.1232805"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320024"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914072"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397291"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2009.5012134"},{"journal-title":"Principles of Asynchronous Circuit Design A Systems Perspective","year":"2001","key":"32"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2006.1695923"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844084"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2005.05.035"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044297"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"}],"event":{"name":"2008 8th International Conference on Application of Concurrency to System Design","start":{"date-parts":[[2008,6,23]]},"location":"Xian, China","end":{"date-parts":[[2008,6,27]]}},"container-title":["2008 8th International Conference on Application of Concurrency to System Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4562770\/4574586\/04574587.pdf?arnumber=4574587","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T16:59:23Z","timestamp":1497891563000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4574587\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/acsd.2008.4574587","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}