{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:20:00Z","timestamp":1729664400074,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1109\/acsd.2008.4574607","type":"proceedings-article","created":{"date-parts":[[2010,12,8]],"date-time":"2010-12-08T14:27:32Z","timestamp":1291818452000},"page":"154-159","source":"Crossref","is-referenced-by-count":0,"title":["Removing causality cycle of synchronous programs with sequential data-flow recursion"],"prefix":"10.1109","author":[{"family":"Tieqiang Mo","sequence":"first","affiliation":[]},{"family":"PengHao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"crossref","first-page":"403","DOI":"10.1145\/127601.127702","article-title":"Representing circuits more efficiently in symbolic model checking","author":"burch","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"},{"journal-title":"Cadence SMV","year":"0","author":"mcmillan","key":"16"},{"key":"13","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4612-4210-9","author":"brzozowski","year":"1995","journal-title":"Asynchronous Circuits"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676408"},{"journal-title":"Esterel Technology Website","year":"0","key":"11"},{"journal-title":"The Constructive Semantics of Pure Esterel Draft Book","year":"1999","author":"berry","key":"12"},{"key":"3","article-title":"removing cycles in esterel programs","author":"lukoschus","year":"2005","journal-title":"Florence Maraninchi International workshop on Synchronous Languages Applications and Programming (SLAP'05)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2004.1459813"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.805826"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/CSD.2001.981772"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.2140\/pjm.1955.5.285"},{"key":"6","first-page":"345","article-title":"on the symbolic analysis of combinational loops in circuits and synchronous programs, in proc","author":"halbwachs","year":"1995","journal-title":"Euromicro"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.293952"},{"key":"4","doi-asserted-by":"crossref","first-page":"162","DOI":"10.1109\/T-C.1970.222884","article-title":"the necessity of closed circuit loops in minimal combinational circuits","volume":"c 19","author":"kautz","year":"1970","journal-title":"IEEE Transactions on Computers"},{"journal-title":"Constructive Analysis and Sequential optimization of circuits generated from the synchronous Reactive Language Esterel","year":"1997","author":"toma","key":"9"},{"journal-title":"Formal analysis of synchronous circuits","year":"1996","author":"shiple","key":"8"}],"event":{"name":"2008 8th International Conference on Application of Concurrency to System Design","start":{"date-parts":[[2008,6,23]]},"location":"Xian, China","end":{"date-parts":[[2008,6,27]]}},"container-title":["2008 8th International Conference on Application of Concurrency to System Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4562770\/4574586\/04574607.pdf?arnumber=4574607","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T16:59:23Z","timestamp":1497891563000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4574607\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/acsd.2008.4574607","relation":{},"subject":[],"published":{"date-parts":[[2008]]}}}