{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:02:36Z","timestamp":1729620156891,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/acssc.2011.6189973","type":"proceedings-article","created":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T21:16:13Z","timestamp":1335906973000},"page":"144-148","source":"Crossref","is-referenced-by-count":0,"title":["Hybrid residue generators for increased efficiency"],"prefix":"10.1109","author":[{"given":"Michael B.","family":"Sullivan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Earl E.","family":"Swartzlander","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1109\/ARITH.1999.762841","article-title":"Efficient VLSI implementation of modulo (2n \ufffd 1) addition and multiplication","author":"zimmermann","year":"1999","journal-title":"Proceedings of the 14th IEEE Symposium on Computer Arithmetic"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/12.250610"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/82.298378"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1049\/ip-e.1985.0029"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/92.502194"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/TC.1968.229144"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/DSN.2005.63"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/TDSC.2004.14"},{"year":"2009","journal-title":"Open Cell Library v1 3","key":"10"},{"year":"2006","author":"markovic","journal-title":"A power\/area optimal approach to VLSI signal processing","key":"7"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/TC.1977.1674817"},{"key":"5","doi-asserted-by":"crossref","first-page":"1322","DOI":"10.1109\/T-C.1971.223134","article-title":"arithmetic error codes: cost and effectiveness studies for application in digital system design","volume":"c 20","author":"avizienis","year":"1971","journal-title":"IEEE Transactions on Computers"},{"year":"2010","author":"parhami","journal-title":"Computer Arithmetic Algorithms and Hardware Designs","key":"4"},{"year":"2010","journal-title":"Design Compiler","key":"9"},{"key":"8","first-page":"277","article-title":"A family of adders","author":"knowles","year":"2001","journal-title":"Proceedings of the 15th IEEE symposium on Computer Arithmetic"}],"event":{"name":"2011 45th Asilomar Conference on Signals, Systems and Computers","start":{"date-parts":[[2011,11,6]]},"location":"Pacific Grove, CA, USA","end":{"date-parts":[[2011,11,9]]}},"container-title":["2011 Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6185739\/6189941\/06189973.pdf?arnumber=6189973","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T18:11:34Z","timestamp":1497982294000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6189973\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/acssc.2011.6189973","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}