{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:17:16Z","timestamp":1725610636753},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/acssc.2011.6189978","type":"proceedings-article","created":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T17:16:13Z","timestamp":1335892573000},"page":"170-175","source":"Crossref","is-referenced-by-count":8,"title":["Implementation of 32-bit Ling and Jackson adders"],"prefix":"10.1109","author":[{"given":"Matthew","family":"Keeter","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David Money","family":"Harris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew","family":"Macrae","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rebecca","family":"Glick","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Madeleine","family":"Ong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Justin","family":"Schauer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"15"},{"article-title":"High speed addition using Ling's equations and dynamic CMOS logic","year":"1998","author":"naffziger","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/322217.322232"},{"key":"12","first-page":"362","article-title":"A subnanosecond 0.5 ?m 64b adder design","author":"naffziger","year":"0","journal-title":"Proc 1996 IEEE Int Solid-State Circuits Conf"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.26"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.252.0156"},{"journal-title":"CMOS VLSI Design","year":"2011","author":"weste","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2009.5470204"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2004.1399373"},{"key":"5","first-page":"131","article-title":"Timing-power optimization for mixed-radix Ling adders","author":"zhu","year":"0","journal-title":"Asia\/South Pacific Design Automation Conf 2008"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/SMELEC.2006.380702"},{"year":"2010","author":"mahurin","key":"9"},{"year":"2010","author":"jackson","key":"8"}],"event":{"name":"2011 45th Asilomar Conference on Signals, Systems and Computers","start":{"date-parts":[[2011,11,6]]},"location":"Pacific Grove, CA, USA","end":{"date-parts":[[2011,11,9]]}},"container-title":["2011 Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6185739\/6189941\/06189978.pdf?arnumber=6189978","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:02:18Z","timestamp":1490112138000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6189978\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/acssc.2011.6189978","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}