{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:06:37Z","timestamp":1761581197869,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/acssc.2013.6810475","type":"proceedings-article","created":{"date-parts":[[2014,5,16]],"date-time":"2014-05-16T21:51:22Z","timestamp":1400277082000},"page":"1155-1159","source":"Crossref","is-referenced-by-count":2,"title":["Fast modulo 2<sup>n<\/sup>−1 and 2<sup>n<\/sup>&#x003B;1 adder using carry-chain on FPGA"],"prefix":"10.1109","author":[{"given":"Laurent-Stephane","family":"Didier","sequence":"first","affiliation":[]},{"given":"Luc","family":"Jaulmes","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1146705"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213353"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2011.22"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950458"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762841"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068725"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.87"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681776"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272301"},{"journal-title":"Modular Multiplication of Large Integers on FPGA IEEE","year":"2005","author":"beguenane","key":"3"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1049\/ij-ecs.1978.0037"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.900844"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2188456"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.261"},{"key":"7","doi-asserted-by":"crossref","first-page":"897","DOI":"10.1109\/TCSII.2008.923413","article-title":"VLSI Design of Diminished-One Modulo 2n + 1 Adder Using Circular Carry Selection","volume":"55","author":"lin","year":"2008","journal-title":"IEEE Transactions on Circuits and Systems II Express Briefs"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1049\/el:20040463"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.99"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.102"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2001964"},{"key":"8","first-page":"198","volume":"57","author":"juang","year":"2010","journal-title":"Improved Area-Efficient Weighted Modulo 2n + 1 Adder Design with Simple Correction Schemes"}],"event":{"name":"2013 Asilomar Conference on Signals, Systems and Computers","start":{"date-parts":[[2013,11,3]]},"location":"Pacific Grove, CA, USA","end":{"date-parts":[[2013,11,6]]}},"container-title":["2013 Asilomar Conference on Signals, Systems and Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6802825\/6810207\/06810475.pdf?arnumber=6810475","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T13:21:44Z","timestamp":1498137704000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6810475\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/acssc.2013.6810475","relation":{},"subject":[],"published":{"date-parts":[[2013,11]]}}}