{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:02:34Z","timestamp":1725487354720},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/acssc.2013.6810532","type":"proceedings-article","created":{"date-parts":[[2014,5,16]],"date-time":"2014-05-16T17:51:22Z","timestamp":1400262682000},"page":"1431-1435","source":"Crossref","is-referenced-by-count":0,"title":["Using stream rewriting for mapping and scheduling data flow graphs onto many-core architectures"],"prefix":"10.1109","author":[{"given":"Christian","family":"Haubelt","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Ludwig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lars","family":"Middendorf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Zebelein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(96)00035-7"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1111\/cgf.12240"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/800135.804393"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2010.5470403"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228583"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164944"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164945"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404171"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403675"},{"journal-title":"An Ilp Formulation for Task Mapping and Scheduling on Multi-core Architectures","year":"0","author":"yi","key":"3"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/75277.75303"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/2.476197"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090642"},{"journal-title":"Dynamic Task Mapping onto Multicore Architectures Through Stream Rewriting","year":"0","author":"middendorf","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009446"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HCW.1999.765092"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253646"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.104"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763094"},{"key":"8","article-title":"Pipelined data parallel task mapping\/scheduling technique for mpsoc","author":"yang","year":"0","journal-title":"DATE '09"}],"event":{"name":"2013 Asilomar Conference on Signals, Systems and Computers","start":{"date-parts":[[2013,11,3]]},"location":"Pacific Grove, CA, USA","end":{"date-parts":[[2013,11,6]]}},"container-title":["2013 Asilomar Conference on Signals, Systems and Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6802825\/6810207\/06810532.pdf?arnumber=6810532","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T12:30:56Z","timestamp":1490272256000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6810532\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/acssc.2013.6810532","relation":{},"subject":[],"published":{"date-parts":[[2013,11]]}}}