{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:39:53Z","timestamp":1758893993693,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/acssc.2014.7094759","type":"proceedings-article","created":{"date-parts":[[2015,4,27]],"date-time":"2015-04-27T16:33:41Z","timestamp":1430152421000},"page":"1709-1713","source":"Crossref","is-referenced-by-count":8,"title":["REPLICA T7-16-128 — A 2048-threaded 16-core 7-FU chained VLIW chip multiprocessor"],"prefix":"10.1109","author":[{"given":"Martti","family":"Forsell","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jussi","family":"Roivainen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Design of the Language Replica for Hybrid PRAM-NUMA ManyCore Architectures","author":"m\u00e4kel\u00e4","year":"2012","journal-title":"the Proceedings of the 4th IEEE International Workshop on Multicore and Multithreaded Architectures and Algorithms (M2A2'12) in conjunction with the 10th IEEE International Symposium on Parallel and Distributed Processing with Applications (ISPA'12)"},{"key":"ref11","article-title":"A Closer Look at the Epiphany-IV 28nm 64-core Coprocessor","author":"olofsson","year":"2013","journal-title":"PEGPUM"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2010.5491011"},{"journal-title":"Throughput Computing-Changing the Economics and Ecology of the Data Center with Innovative SPARC® Technology White Paper Sun Microsysterns","year":"2005","key":"ref13"},{"key":"ref14","first-page":"645","article-title":"Cm*-A Modular Multiprocessor","author":"swan","year":"1977","journal-title":"Proc NCC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2005.1596992"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801649"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"189","DOI":"10.15803\/ijnc.4.1_189","article-title":"NUMA Computing with Hardware and Software Co-Support on Configurable Emulated Shared Memory Architectures","volume":"4","author":"forsell","year":"2014","journal-title":"International Journal of Networking and Computing"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2006.321972"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/800133.804339"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2014.82"},{"journal-title":"Dataflow Language Compilation for a Single Chip Massively Parallel Processor MuCoCoS'13","year":"2013","author":"dinechin","key":"ref2"},{"journal-title":"Architecture and Programming Models of the Kalray MPPA® Single Chip Manycore Processor MCC","year":"2013","author":"dinechin","key":"ref1"},{"journal-title":"Studies on the Realization of PRAM","year":"1996","author":"leppa\u00a8nen","key":"ref9"}],"event":{"name":"2014 48th Asilomar Conference on Signals, Systems and Computers","start":{"date-parts":[[2014,11,2]]},"location":"Pacific Grove, CA, USA","end":{"date-parts":[[2014,11,5]]}},"container-title":["2014 48th Asilomar Conference on Signals, Systems and Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7066991\/7094373\/07094759.pdf?arnumber=7094759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,24]],"date-time":"2019-08-24T01:12:52Z","timestamp":1566609172000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7094759\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/acssc.2014.7094759","relation":{},"subject":[],"published":{"date-parts":[[2014,11]]}}}