{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:28:36Z","timestamp":1729672116179,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/acssc.2016.7869073","type":"proceedings-article","created":{"date-parts":[[2017,3,6]],"date-time":"2017-03-06T17:12:32Z","timestamp":1488820352000},"page":"422-426","source":"Crossref","is-referenced-by-count":2,"title":["Trace-based manycore partitioning of stream-processing applications"],"prefix":"10.1109","author":[{"given":"M.","family":"Michalska","sequence":"first","affiliation":[]},{"given":"S.","family":"Casale-Brunet","sequence":"additional","affiliation":[]},{"given":"E.","family":"Bezati","sequence":"additional","affiliation":[]},{"given":"M.","family":"Mattavelli","sequence":"additional","affiliation":[]},{"given":"J.","family":"Janneck","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2012.11"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"550","DOI":"10.1007\/BFb0031628","article-title":"Heuristics for 1d rectilinear partitioning as a low cost and high quality answer to dynamic load balancing","volume":"1225","author":"miguet","year":"1997","journal-title":"High-Performance Computing and Networking Lecture Notes in Computer Science"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/598529"},{"key":"ref13","article-title":"Multiprocessor scheduling of grouped task graphs","author":"elguindy","year":"0","journal-title":"internal report"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-013-0326-5"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2008.4671759"},{"key":"ref16","article-title":"Turnus: a unified dataflow design space exploration framework for heterogeneous parallel systems","author":"casale-brunet","year":"2013","journal-title":"2013 Conference on Design and Architectures for Signal and Image Processing (DASIP)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.image.2013.08.012"},{"key":"ref18","article-title":"High level design space exploration of rvc codec specifications for multicore heterogeneous platforms","author":"lucarz","year":"2010","journal-title":"Conference on Design and Architectures for Signal and Image Processing"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557172"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009446"},{"key":"ref3","article-title":"The semantics of simple language for parallel programming","author":"kahn","year":"1974","journal-title":"IFIP Congress"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10479-010-0718-x"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.381846"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585498"},{"key":"ref7","first-page":"177","article-title":"Partitioning And Optimization Of High Level Stream Applications For Multi Clock Domain Architectures","author":"casale-brunet","year":"0","journal-title":"2013 Ieee Workshop On Signal Processing Systems (Sips) Taipei 2013 IEEE Workshop on Signal Processing"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"362","DOI":"10.1007\/3-540-06859-7_145","article-title":"First version of a data flow procedure language","author":"dennis","year":"1974","journal-title":"Symposium on Programming"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2006.180"},{"year":"2016","key":"ref20","article-title":"TTA-Based Co-design Environment"},{"journal-title":"From Dataflow Based Video Coding Tools to Dedicated Embedded Multicore Platforms","year":"2013","author":"yviquel","key":"ref22"},{"key":"ref21","first-page":"87","article-title":"Customized exposed datapath soft-core design flow with compiler support","author":"esko","year":"2002","journal-title":"15 th Annual IEEE InternationalASIC\/SOC Conference"},{"journal-title":"CAL language report Specification of the CAL actor language","year":"2003","author":"eker","key":"ref24"},{"key":"ref23","first-page":"1","article-title":"Embedded multi-core systems dedicated to dynamic dataflow programs","author":"yviquel","year":"2014","journal-title":"Journal of Signal Processing Systems"},{"year":"2016","key":"ref25","article-title":"TURNUS"}],"event":{"name":"2016 50th Asilomar Conference on Signals, Systems and Computers","start":{"date-parts":[[2016,11,6]]},"location":"Pacific Grove, CA, USA","end":{"date-parts":[[2016,11,9]]}},"container-title":["2016 50th Asilomar Conference on Signals, Systems and Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7859055\/7868973\/07869073.pdf?arnumber=7869073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,19]],"date-time":"2019-09-19T06:33:51Z","timestamp":1568874831000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7869073\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/acssc.2016.7869073","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}