{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:46:39Z","timestamp":1725727599698},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/acssc.2017.8335628","type":"proceedings-article","created":{"date-parts":[[2018,4,18]],"date-time":"2018-04-18T22:21:42Z","timestamp":1524090102000},"page":"1597-1604","source":"Crossref","is-referenced-by-count":10,"title":["How to think about self-timed systems"],"prefix":"10.1109","author":[{"given":"Marly","family":"Roncken","sequence":"first","affiliation":[]},{"given":"Ivan","family":"Sutherland","sequence":"additional","affiliation":[]},{"given":"Chris","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Yong","family":"Hei","sequence":"additional","affiliation":[]},{"given":"Warren","family":"Hunt","sequence":"additional","affiliation":[]},{"given":"Cuong","family":"Chau","sequence":"additional","affiliation":[]},{"given":"Swetha Mettala","family":"Gilla","sequence":"additional","affiliation":[]},{"given":"Hoon","family":"Park","sequence":"additional","affiliation":[]},{"given":"Xiaoyu","family":"Song","sequence":"additional","affiliation":[]},{"given":"Anping","family":"He","sequence":"additional","affiliation":[]},{"given":"Hong","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Silicon Compilation and Test for Dataflow Implementations in GasP and Click","year":"2017","author":"mettala gilla","key":"ref4"},{"journal-title":"Communicating Sequential Processes","year":"1985","author":"hoare","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.20"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-016-1613-y"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref7","first-page":"218","article-title":"Chapter 7: System Timing","author":"seitz","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/360933.360975"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2347736.2347749"},{"key":"ref1","first-page":"3","article-title":"A Framework for Asynchronous Circuit Modeling and Verification in ACL2","author":"chau","year":"2017","journal-title":"Haifa Verification Conference (HVC) LNCS 10629"}],"event":{"name":"2017 51st Asilomar Conference on Signals, Systems, and Computers","start":{"date-parts":[[2017,10,29]]},"location":"Pacific Grove, CA, USA","end":{"date-parts":[[2017,11,1]]}},"container-title":["2017 51st Asilomar Conference on Signals, Systems, and Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8330843\/8335116\/08335628.pdf?arnumber=8335628","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T07:11:52Z","timestamp":1643181112000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8335628\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/acssc.2017.8335628","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}