{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T20:24:19Z","timestamp":1725740659747},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/acssc.2018.8645523","type":"proceedings-article","created":{"date-parts":[[2019,3,18]],"date-time":"2019-03-18T20:31:40Z","timestamp":1552941100000},"page":"130-134","source":"Crossref","is-referenced-by-count":1,"title":["High-Performance Multiplication Modulo 2<sup>n<\/sup> \u2013 3"],"prefix":"10.1109","author":[{"given":"Peter-Michael","family":"Seidel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"119","article-title":"Double representation Modulo-(2n - 3) adders","author":"fatemi","year":"2014","journal-title":"Proc of 21stInternational Conference on Systems Signals and Image Processing"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2407772"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/12.863036"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.77"},{"key":"ref14","first-page":"31","article-title":"Improved modulo-(2n &#x00B1; 3) multiplier","author":"ahmadifar","year":"2013","journal-title":"Proc of the 17th CSI International Symposium on Computer Architecture and Digital Systems"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762841"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2015.7372727"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCICCT.2014.6993042"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.66"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038614"},{"key":"ref28","first-page":"546","article-title":"Hard Multiple Generator for Higher Radix Modulo 2n-1 Multiplication","author":"ramya muralidharan","year":"2009","journal-title":"Proceedings of the 2009 12th International Symposium on Integrated Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxu060"},{"key":"ref27","first-page":"717","article-title":"Fast hard multiple generators for radix-8 Booth encoded modulo 2n - 1 and modulo 2n + 1 multipliers","author":"muralidharan","year":"2010","journal-title":"Proc IEEE Int Symp on Circuits and Systems"},{"key":"ref3","article-title":"Efficient image processing application using residue number system","author":"younes","year":"2013","journal-title":"Proc Int Conf Mixed Design of Integrated Circuits and System"},{"key":"ref6","first-page":"432","article-title":"ROM-less RNS-to-binary converter moduli {22n - 1, 22n + 1, 2n - 3, 2n + 3}","author":"matutino","year":"2014","journal-title":"14th International Symposium on Integrated Circuits"},{"key":"ref5","article-title":"Efficient RNS Bases for Cryptography","author":"bajard","year":"2005","journal-title":"IMACS World Congress Scientific Computation Applied Mathematics and Simulation"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1080\/09747338.2015.1115378"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxu084"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629401"},{"key":"ref9","first-page":"159","article-title":"Balanced Minimal Latency RNS Addition for Moduli Set {2n-1, 2n, 2n+1}","author":"jaberipur","year":"2011","journal-title":"Proc Of the 18th International Conference on Systems Signals and Image Processing"},{"key":"ref1","first-page":"123","article-title":"Single Base Modular Multiplication for Efficient Hardware RNS Implementations of ECC","author":"bigou","year":"2015","journal-title":"Proc Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(02)00040-8"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1988.25751"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(99)00008-5"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1996.593165"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/12.156538"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2092133"},{"key":"ref25","first-page":"4093","article-title":"Design of cost-efficient multipliers modulo 2a - 1","author":"piestrak","year":"2010","journal-title":"Proc IEEE Int Symp on Circuits and Systems"}],"event":{"name":"2018 52nd Asilomar Conference on Signals, Systems, and Computers","start":{"date-parts":[[2018,10,28]]},"location":"Pacific Grove, CA, USA","end":{"date-parts":[[2018,10,31]]}},"container-title":["2018 52nd Asilomar Conference on Signals, Systems, and Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8638648\/8645065\/08645523.pdf?arnumber=8645523","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T23:22:38Z","timestamp":1598224958000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8645523\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/acssc.2018.8645523","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}