{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T22:19:05Z","timestamp":1725401945405},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/afrcon.2013.6757780","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T22:15:04Z","timestamp":1394230504000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Extensible framework for graphical representation of HDL models and Simulation Results"],"prefix":"10.1109","author":[{"given":"Katarina","family":"Jelemenska","sequence":"first","affiliation":[]},{"given":"Martin","family":"Hyben","sequence":"additional","affiliation":[]},{"given":"Tomas","family":"Janciga","sequence":"additional","affiliation":[]},{"given":"Martin","family":"Kardos","sequence":"additional","affiliation":[]},{"given":"Lubomir","family":"Maron","sequence":"additional","affiliation":[]},{"given":"Zsolt","family":"Sull","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"IEEE Standard Verilog Hardware Description Language","year":"2001","key":"17"},{"key":"18","first-page":"89","author":"sy?kora","year":"2009","journal-title":"Methods for Model Extraction from SystemC Language"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VIUF.2000.890270"},{"journal-title":"Using Xml for Vhdl Model Representation","year":"2000","author":"ecker","key":"16"},{"journal-title":"IEEE Standard SystemC Language Reference Manual IEEE Computer Society","year":"2006","key":"13"},{"journal-title":"Welcome to GTKWave","year":"2013","key":"14"},{"journal-title":"GHDL - Where VHDL Meets Gcc","year":"2013","author":"gingold","key":"11"},{"journal-title":"Icarus verilog","year":"2013","key":"12"},{"journal-title":"Active-HDL","year":"2013","key":"3"},{"journal-title":"HDL Designer","year":"2013","key":"2"},{"journal-title":"RTLVision Pro - Visualize Debug and Integrate RTL Code","year":"2013","key":"1"},{"key":"10","article-title":"The definitive ANTLR reference: Building domain-specific languages","author":"parr","year":"2007","journal-title":"The Pragmatic Bookshelf"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/EUROCON.2011.5929348"},{"key":"6","first-page":"278","article-title":"A visualization framework for VHDL analysis","author":"costi","year":"2001","journal-title":"Fifth Multi-Conference on Systems Cybernetics and Informatics Special Session on Modern Digital System Synthesis"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/PDGC.2012.6449908"},{"journal-title":"PLFire Visualization Tool for Asynchronous Phased Logic Designs","year":"2013","author":"fazel","key":"4"},{"key":"9","first-page":"42","article-title":"Contribution to graphical representation of systemc structural model simulation","author":"turon?","year":"2010","journal-title":"Proceedings of the 7th FPGAword Conference"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-3558-7_69"}],"event":{"name":"AFRICON 2013","start":{"date-parts":[[2013,9,9]]},"location":"Pointe-Aux-Piments, Mauritius","end":{"date-parts":[[2013,9,12]]}},"container-title":["2013 Africon"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6746871\/6757586\/06757780.pdf?arnumber=6757780","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T21:34:53Z","timestamp":1490304893000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6757780\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/afrcon.2013.6757780","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}