{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T18:58:04Z","timestamp":1761418684776,"version":"build-2065373602"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2010,6,1]],"date-time":"2010-06-01T00:00:00Z","timestamp":1275350400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2010,6,1]],"date-time":"2010-06-01T00:00:00Z","timestamp":1275350400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,6]]},"DOI":"10.1109\/ahs.2010.5546250","type":"proceedings-article","created":{"date-parts":[[2010,8,18]],"date-time":"2010-08-18T14:21:48Z","timestamp":1282141308000},"page":"250-257","source":"Crossref","is-referenced-by-count":5,"title":["An adaptive algorithm for reconfigurable analog-to-digital converters"],"prefix":"10.1109","author":[{"given":"Zulhakimi","family":"Razak","sequence":"first","affiliation":[{"name":"School of Engineering, The University of Edinburgh, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmet T.","family":"Erdogan","sequence":"additional","affiliation":[{"name":"School of Engineering, The University of Edinburgh, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tughrul","family":"Arslan","sequence":"additional","affiliation":[{"name":"School of Engineering, The University of Edinburgh, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2006.307498"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2004.1362342"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885734"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1109\/TCSII.2008.918974","article-title":"A Design Approach for Power-Optimized Fully Reconfigurable ?? A\/D Converter for 4G Radios","volume":"55","author":"ke","year":"2008","journal-title":"IEEE Trans Circuits Systems II"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/el:20021107"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2004.10025"},{"key":"ref16","first-page":"205","article-title":"Design of a Reconfigurable ADC for UWB\/Bluetooth Radios","author":"martin","year":"2008","journal-title":"IEEE North-East Workshop on Circuits and Systems"},{"key":"ref17","first-page":"1557","article-title":"A 1 V 65 nm CMOS Reconfigurable Time Interleaved High Pass ?? ADC","author":"jabbour","year":"2009","journal-title":"IEEE conf on Circuits and Systems"},{"key":"ref18","article-title":"Reconfigurable Front-End Architectures and A\/D Converters for Flexible Wireless Ttransceivers for 4G Radios","author":"gielen","year":"2005","journal-title":"IEEE Emerging Technologies Workshop Circuits and Systems"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2007.4529554"},{"journal-title":"3rd generation partnership project (3GPP)","article-title":"Technical Specification Group Radio Access Networks; BS Radio Transmission and Reception (FDD) 3GPP TS 25.104","year":"2002","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/49.864009"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2006.1657844"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/APCC.2005.1554035"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.972140"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PIMRC.2003.1264233"},{"key":"ref2","first-page":"199","article-title":"A Novel Reconfigurable Pipelined A\/D Conversion Technique for Multistandard Wideband Receivers","author":"anderson","year":"2004","journal-title":"LASTED Int Conference on Circuits Signals and Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1996.539987"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SMELEC.2002.1217844"},{"key":"ref20","first-page":"447","article-title":"Implementation of a Reconfigurable Architecture","author":"veljanovski","year":"2003","journal-title":"IEEE Int Conf on Electronics Circuits and Systems"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"397","DOI":"10.1109\/ICCD.2004.1347953","article-title":"An Architectural Power Estimator for Analog-to-Digital Converters","author":"huang","year":"2004","journal-title":"Proc of IEEE Int Conf on Computer Design"},{"key":"ref21","first-page":"286","article-title":"Control Unit Implementation for a Reconfigurable ADC","author":"stojcevski","year":"2003","journal-title":"Proc SPIE Proc"}],"event":{"name":"2010 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS)","start":{"date-parts":[[2010,6,15]]},"location":"Anaheim, CA, USA","end":{"date-parts":[[2010,6,18]]}},"container-title":["2010 NASA\/ESA Conference on Adaptive Hardware and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5535249\/5546215\/05546250.pdf?arnumber=5546250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T17:51:33Z","timestamp":1760032293000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5546250\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,6]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/ahs.2010.5546250","relation":{},"subject":[],"published":{"date-parts":[[2010,6]]}}}